An Analysis of Lazy and Eager Limited Preemption Approaches under DAG-based Global Fixed Priority Scheduling

被引:9
|
作者
Serrano, Maria A. [1 ,2 ]
Melani, Alessandra [3 ]
Kehr, Sebastian [4 ]
Bertogna, Marko [5 ]
Quinones, Eduardo [1 ]
机构
[1] BSC, Barcelona, Spain
[2] Univ Politecn Cataluna, Barcelona, Spain
[3] Scuola Super Sant Anna, Pisa, Italy
[4] DENSO AUTOMOT Deutschland GmbH, Eching, Germany
[5] Univ Modena & Reggio Emilia, Modena, Italy
基金
欧盟地平线“2020”;
关键词
D O I
10.1109/ISORC.2017.9
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
DAG-based scheduling models have been shown to effectively express the parallel execution of current many-core heterogeneous architectures. However, their applicability to real-time settings is limited by the difficulties to find tight estimations of the worst-case timing parameters of tasks that may arbitrarily be preempted/migrated at any instruction. An efficient approach to increase the system predictability is to limit task preemptions to a set of pre-defined points. This limited preemption model supports two different preemption approaches, eager and lazy, which have been analyzed only for sequential task-sets. This paper proposes a new response time analysis that computes an upper bound on the lower priority blocking that each task may incur with eager and lazy preemptions. We evaluate our analysis with both, synthetic DAG-based task-sets and a real case-study from the automotive domain. Results from the analysis demonstrate that, despite the eager approach generates a higher number of priority inversions, the blocking impact is generally smaller than in the lazy approach, leading to a better schedulability performance.
引用
收藏
页码:193 / 202
页数:10
相关论文
共 50 条
  • [41] Schedulability Analysis for Global Fixed-Priority Scheduling of the 3-Phase Task Model
    Maia, Claudio
    Nelissen, Geoffrey
    Nogueira, Luis
    Pinho, Luis Miguel
    Perez, Daniel Gracia
    2017 IEEE 23RD INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), 2017,
  • [42] Response Time Analysis and Optimal Priority Assignment for Global Non-Preemptive Fixed-Priority Rigid Gang Scheduling
    Sun, Binqi
    Kloda, Tomasz
    Chen, Jiyang
    Lu, Cen
    Caccamo, Marco
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2025, 36 (03) : 455 - 470
  • [43] Response-Time Analysis of Engine Control Applications Under Fixed-Priority Scheduling
    Biondi, Alessandro
    Di Natale, Marco
    Buttazzo, Giorgio
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (05) : 687 - 703
  • [44] Carry-Out Interference Optimization in WCRT Analysis for Global Fixed-Priority Multiprocessor Scheduling
    Xie, Guoqi
    Wu, Wei
    Li, Renfa
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (03) : 478 - 491
  • [46] Response Time Bounds for Sporadic Arbitrary-Deadline Tasks under Global Fixed-Priority Scheduling on Multiprocessors
    Huang, Wen-Hung
    Chen, Jian-Jia
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, 2015, : 215 - 224
  • [47] Exact Response-Time Bounds of Periodic DAG Tasks under Server-Based Global Scheduling
    Ahmed, Shareef
    Anderson, James H.
    2022 IEEE 43RD REAL-TIME SYSTEMS SYMPOSIUM (RTSS 2022), 2022, : 447 - 459
  • [48] Schedulability Analysis for Real-Time P-FRP Tasks Under Fixed Priority Scheduling
    Jiang, Yu
    Cheng, Albert M. K.
    Zou, Xingliang
    2015 IEEE 21ST INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, 2015, : 31 - 40
  • [49] Schedulability analysis off global fixed-priority or EDF multiprocessor scheduling with symbolic model-checking
    Guan, Nan
    Gu, Zonghua
    Lv, Mingsong
    Deng, Qingxu
    Yu, Ge
    ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, 2008, : 556 - +
  • [50] Limited Busy Periods in Response Time Analysis for Tasks Under Global EDF Scheduling
    Zhou, Quan
    Li, Guohui
    Zhou, Chunyang
    Li, Jianjun
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (02) : 232 - 245