Two-State Current Conduction in High-k/SiO2 Stacked Dielectric with High Bandgap 4H-SiC Substrate

被引:0
|
作者
Chiang, Jung-Chin [1 ]
Hwu, Jenn-Gwo [1 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Dept Elect Engn, 1,Sec 4,Roosevelt Rd, Taipei 10617, Taiwan
关键词
D O I
10.1149/1.3570858
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
In the high-k/SiO2 stacked dielectric MOS capacitor, the electrons captured by the defects associated with the oxygen vacancies in the dielectric may affect the trap assist tunneling current of the device. In this work, high bandgap material was utilized as substrate for its considerable interface states which are important to enhance the effect of trapped charges on the tunneling current. It was found that the electrons captured in high-k/SiO2 interface layer were crucial to block the current conduction path. Two-state current behavior was clearly observed by this mechanism.
引用
收藏
页码:165 / 171
页数:7
相关论文
共 50 条
  • [21] Electric dipole formation at high-k dielectric/SiO2 interface
    Han Kai
    Wang Xiaolei
    Yang Hong
    Wang Wenwu
    [J]. JOURNAL OF SEMICONDUCTORS, 2015, 36 (03)
  • [22] SiC MOSFETs with thermally oxidized Ta2Si stacked on SiO2 as high-k gate insulator
    Perez-Tomas, A.
    Jennings, M. R.
    Gammon, P. M.
    Roberts, G. J.
    Mawby, P. A.
    Millan, J.
    Godignon, P.
    Montserrat, J.
    Mestres, N.
    [J]. MICROELECTRONIC ENGINEERING, 2008, 85 (04) : 704 - 709
  • [23] Electric dipole formation at high-k dielectric/SiO2 interface
    韩锴
    王晓磊
    杨红
    王文武
    [J]. Journal of Semiconductors, 2015, 36 (03) : 154 - 156
  • [24] Direct tunneling gate current model for symmetric double gate junctionless transistor with SiO2/high-k gate stacked dielectric
    Amin, S. Intekhab
    Sarin, R. K.
    [J]. JOURNAL OF SEMICONDUCTORS, 2016, 37 (03)
  • [25] High Performance SAW Resonators Using LiTaO3/SiO2/4H-SiC Multilayer Substrate
    Li, Ming
    Xia, Xin
    Li, Kunpeng
    Wu, Shuxian
    Zou, Jie
    Chen, Kunfeng
    Tang, Gongbin
    [J]. IEEE ELECTRON DEVICE LETTERS, 2022, 43 (10) : 1772 - 1775
  • [26] Exploring High-Temperature Reliability of 4H-SiC MOSFETs: A Comparative Study of High-K Gate Dielectric Materials
    Rao, M. V. Ganeswara
    Ramanjaneyulu, N.
    Madugula, Sumalatha
    Dharani, N. P.
    Babu, K. Rajesh
    Sagar, Kallepelli
    [J]. TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2024, 25 (02) : 194 - 200
  • [27] Analysis of 4H-SiC MOSFET with distinct high-k/4H-SiC interfaces under high temperature and carrier-trapping conditions
    H. Bencherif
    F. Pezzimenti
    L. Dehimi
    F. G. Della Corte
    [J]. Applied Physics A, 2020, 126
  • [28] Analysis of 4H-SiC MOSFET with distinct high-k/4H-SiC interfaces under high temperature and carrier-trapping conditions
    Bencherif, H.
    Pezzimenti, F.
    Dehimi, L.
    Della Corte, F. G.
    [J]. APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2020, 126 (11):
  • [29] Improved device characteristics obtained in 4H-SiC MOSFET using high-k dielectric stack with ultrathin SiO2-AlN as interfacial layers
    Reddy, Vudumula Pavan Kumar
    Kotamraju, Siva
    [J]. MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2018, 80 : 24 - 30
  • [30] 4H-SiC MOSFETs using thermal oxidized Ta2Si films as high-k gate dielectric
    Pérez-Tomás, A
    Godignon, P
    Mestres, N
    Montserrat, J
    Millán, J
    [J]. SILICON CARBIDE AND RELATED MATERIALS 2004, 2005, 483 : 713 - 716