Low-Capacitance Through-Silicon-Vias With Combined Air/SiO2 Liners

被引:4
|
作者
Huang, Cui [1 ]
Wu, Ke [1 ]
Wang, Zheyao [1 ,2 ]
机构
[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
[2] Innovat Ctr Micronanoelect & Integrated Syst, Beijing 100084, Peoples R China
基金
中国国家自然科学基金;
关键词
Air gap; benzocyclobutene (BCB); capacitance; poly(propylene carbonate) (PPC); sacrificial technology; ELECTRICAL-PROPERTIES; 3-D; FABRICATION; RELIABILITY; TRENCHES;
D O I
10.1109/TED.2015.2504093
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Through-silicon-vias (TSVs) with air-gap insulators have the advantages of low capacitance and low thermal stress. This paper reports the design, fabrication, and characterization of new TSVs with combined air/SiO2 insulators. Sacrificial technologies based on heat decomposition of poly(propylene carbonate) and reactive ion etching of benzocyclobutene have been developed to fabricate uniform and high aspect-ratio air gaps. Air gaps with a thickness of 0.8 mu m and an aspect ratio of 62.5:1 have been successfully fabricated. Measurement results show that the SiO2 liner is able to eliminate the impacts of residues of the sacrificial polymers, and the TSVs with air/SiO2 have low capacitances and leakage currents at both room temperature and high temperature, constant minimum capacitance, and good temperature stability.
引用
收藏
页码:739 / 745
页数:7
相关论文
共 50 条
  • [41] Fabrication and electrical characteristics of a novel interposer with polymer liner and silicon pillars with ultra-low-resistivity as through-silicon-vias (TSVs) for 2.5D/3D applications
    Qian-Wen Chen
    Yang-Yang Yan
    Ying-Tao Ding
    Shi-Wei Wang
    Wei-Jiang Wang
    Microsystem Technologies, 2015, 21 : 2207 - 2214
  • [42] Effect of PECVD Gate SiO2 Thickness on the Poly-Si/SiO2 Interface in Low-Temperature Polycrystalline Silicon TFTs
    Jungmin Park
    Pyungho Choi
    Soonkon Kim
    Bohyeon Jeon
    Jongyoon Lee
    Byoungdeog Choi
    Journal of Electrical Engineering & Technology, 2021, 16 : 1027 - 1033
  • [43] Effect of PECVD Gate SiO2 Thickness on the Poly-Si/SiO2 Interface in Low-Temperature Polycrystalline Silicon TFTs
    Park, Jungmin
    Choi, Pyungho
    Kim, Soonkon
    Jeon, Bohyeon
    Lee, Jongyoon
    Choi, Byoungdeog
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2021, 16 (02) : 1027 - 1033
  • [44] Time-resolved photoluminescence and capacitance-voltage analysis of the neutral vacancy defect in silicon implanted SiO2 on silicon substrate
    Lin, Gong-Ru
    Lin, Chun-Jung
    Yu, Kuo-Chen
    Journal of Applied Physics, 2004, 96 (05): : 3025 - 3027
  • [45] Time-resolved photoluminescence and capacitance-voltage analysis of the neutral vacancy defect in silicon implanted SiO2 on silicon substrate
    Lin, GR
    Lin, CJ
    Yu, KC
    JOURNAL OF APPLIED PHYSICS, 2004, 96 (05) : 3025 - 3027
  • [46] Investigation of the Effect of Irradiation by a Low-Energy Electron Beam on the Capacitance–Voltage Characteristics of SiO2
    Yu. O. Kulanchikov
    P. S. Vergeles
    E. B. Yakimov
    Journal of Surface Investigation: X-ray, Synchrotron and Neutron Techniques, 2021, 15 : 1045 - 1048
  • [47] Electrodeposition and characterization of silicon films obtained through electrochemical reduction of SiO2 nanoparticles
    Islam, Muhammad Monirul
    Abdellaoui, Imane
    Moslah, Cherif
    Sakurai, Takeaki
    Ksibi, Mohamed
    Hamzaoui, Saad
    Akimoto, Katsuhiro
    THIN SOLID FILMS, 2018, 654 : 1 - 10
  • [48] Theoretical analysis of dopant redistribution in silicon after implantation through an SiO2 mask
    Pelleg, J.
    Sinder, M.
    1600, American Inst of Physics, Woodbury, NY, United States (76):
  • [49] Isotope Effect of Penetration of Hydrogen and Deuterium into Silicon through Si/SiO2 Interface
    Murakami, Kouichi
    Fukata, Naoki
    Ishioka, Kunie
    Kitajima, Masahiro
    Uchida, Noriyuki
    Morisawa, Kunitomo
    Morihiro, Haruhito
    Shirakawa, Ryota
    Tsujimura, Masatoshi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (09) : 0912041 - 0912044
  • [50] Selective growth of Ge on Si(100) through vias of SiO2 nanotemplate using solid source molecular beam epitaxy
    Li, QM
    Han, SM
    Brueck, SRJ
    Hersee, S
    Jiang, YB
    Xu, HF
    APPLIED PHYSICS LETTERS, 2003, 83 (24) : 5032 - 5034