共 50 条
- [1] Implementation of RSA 2048-bit and AES 256-bit with Digital Signature for Secure Electronic Health Record Application 2016 INTERNATIONAL SEMINAR ON INTELLIGENT TECHNOLOGY AND ITS APPLICATIONS (ISITIA): RECENT TRENDS IN INTELLIGENT COMPUTATIONAL TECHNOLOGIES FOR SUSTAINABLE ENERGY, 2016, : 387 - 392
- [2] The design and implementation of a 2048-bit RSA encryption/decryption chip VLSI'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON VLSI, 2003, : 329 - 335
- [3] 1024-bit/2048-bit RSA implementation on 32-bit processor for public key cryptography 2002, Inst. of Electronics and Telecommunication Engineers (19):
- [4] 1024-bit/2048-bit RSA implementation on 32-bit processor for public key cryptography IETE TECHNICAL REVIEW, 2002, 19 (04): : 203 - 205
- [5] The Design and Implementation of 128-bit AES encryption in PRIME PROCEEDINGS OF 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (ICCSIT 2010), VOL 7, 2010, : 345 - 348
- [6] FPGA Implementation of Modified Serial Montgomery Modular Multiplication for 2048-bit RSA Cryptosystems 2015 INTERNATIONAL SEMINAR ON INTELLIGENT TECHNOLOGY AND ITS APPLICATIONS (ISITIA), 2015, : 113 - 117
- [7] Scalable 128-bit AES-CM Crypto-Core Reconfigurable Implementation for Secure Communications 2009 APPLIED ELECTRONICS, INTERNATIONAL CONFERENCE, 2009, : 37 - 42
- [8] Fpga Implementation Of Image Encryption And Decryption Using AES 128-Bit PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES), 2016, : 156 - 160