Implementation of RSA 2048-bit and AES 128-bit for Secure E-Learning Web-based Application

被引:0
|
作者
Baihaqi, Ahmad [1 ]
Briliyant, Obrina Candra [1 ]
机构
[1] Natl Crypto Inst, Bogor, Indonesia
关键词
AES encryption; RSA digital signature; secure e-learning;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
e-learning systems today focuses on wide accessibility which is relatively contradictive to security. But as the cyber landscape has changed, so is the cyber security threat that follows. Security is needed to prevent from cyber threat such as data theft, modification, and fabrication, especially in a web-based environment. In this research, RSA 2048-bit algorithm, AES 256-bit and SHA 256 will be implemented in PHP and Javascript programming. Secure Electronic Learning System (SELS) application is designed to accommodate security services, such as confidentiality, integrity, authentication, and non-repudiation. Encryption to provide confidentiality services in file exchange process. Digital signature used to provide integrity, authentication, and non-repudiation in the access control and file exchange processes. Moreover, application can give information about file modification with notification to users. We demonstrated the implementation of cryptography in SELS can prevent data theft, illegal access, data modification or fabrication and is proven on the test.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Implementation of RSA 2048-bit and AES 256-bit with Digital Signature for Secure Electronic Health Record Application
    Sadikin, Mohamad Ali
    Wardhani, Rini Wisnu
    2016 INTERNATIONAL SEMINAR ON INTELLIGENT TECHNOLOGY AND ITS APPLICATIONS (ISITIA): RECENT TRENDS IN INTELLIGENT COMPUTATIONAL TECHNOLOGIES FOR SUSTAINABLE ENERGY, 2016, : 387 - 392
  • [2] The design and implementation of a 2048-bit RSA encryption/decryption chip
    Jan, GE
    Lin, LJY
    Liou, WR
    Chen, YY
    VLSI'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON VLSI, 2003, : 329 - 335
  • [3] 1024-bit/2048-bit RSA implementation on 32-bit processor for public key cryptography
    Ashith, M.B.
    2002, Inst. of Electronics and Telecommunication Engineers (19):
  • [4] 1024-bit/2048-bit RSA implementation on 32-bit processor for public key cryptography
    Ashith, MB
    IETE TECHNICAL REVIEW, 2002, 19 (04): : 203 - 205
  • [5] The Design and Implementation of 128-bit AES encryption in PRIME
    Ming, Yan
    Jian-hua, Dai
    PROCEEDINGS OF 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (ICCSIT 2010), VOL 7, 2010, : 345 - 348
  • [6] FPGA Implementation of Modified Serial Montgomery Modular Multiplication for 2048-bit RSA Cryptosystems
    Hanindhito, Bagus
    Ahmadi, Nur
    Hogantara, Hafez
    Arrahmah, Annisa I.
    Adiono, Trio
    2015 INTERNATIONAL SEMINAR ON INTELLIGENT TECHNOLOGY AND ITS APPLICATIONS (ISITIA), 2015, : 113 - 117
  • [7] Scalable 128-bit AES-CM Crypto-Core Reconfigurable Implementation for Secure Communications
    Astarloa, Armando
    Zuloaga, Aitzol
    Lazaro, Jesus
    Jimenez, Jaime
    Cuadrado, Carlos
    2009 APPLIED ELECTRONICS, INTERNATIONAL CONFERENCE, 2009, : 37 - 42
  • [8] Fpga Implementation Of Image Encryption And Decryption Using AES 128-Bit
    Priyanka, M. P.
    Prasad, E. Lakshmi
    Reddy, A. R.
    PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES), 2016, : 156 - 160
  • [9] Design and implementation of unified hardware for 128-bit block ciphers ARIA and AES
    Koo, Bonseok
    Ryu, Gwonho
    Chang, Taejoo
    Lee, Sangjin
    ETRI JOURNAL, 2007, 29 (06) : 820 - 822
  • [10] Side-Channel Resistant 2048-Bit RSA Implementation for Wireless Sensor Networks and Internet of Things
    Gulen, Utku
    Baktir, Selcuk
    IEEE ACCESS, 2023, 11 : 39531 - 39543