A 100Gb/s 1.1pJ/b PAM-4 RX with Dual-Mode 1-Tap PAM-4/3-Tap NRZ Speculative DFE in 14nm CMOS FinFET

被引:0
|
作者
Cevrero, Alessandro [1 ]
Ozkaya, Ilter [1 ]
Francese, Pier Andrea [1 ]
Brandli, Matthias [1 ]
Menolfi, Christian [1 ]
Morf, Thomas [1 ]
Kossel, Marcel [1 ]
Kull, Lukas [1 ]
Luu, Danny [1 ]
Dazzi, Martino [1 ]
Toifl, Thomas [1 ]
机构
[1] IBM Res, Ruschlikon, Switzerland
来源
2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) | 2019年 / 62卷
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:112 / U874
页数:3
相关论文
共 50 条
  • [21] A 56Gb/s PAM-4 Receiver with Voltage Pre-Shift CTLE and 10-Tap DFE of Tap-1 Speculation in 7nm FinFET
    Chen, Wei-Chih
    Yang, Shu-Chun
    Shih, Yu-Nan
    Huang, Wen-Hung
    Tsai, Chien-Chun
    Hsieh, Kenny Cheng-Hsiang
    2019 SYMPOSIUM ON VLSI CIRCUITS, 2019, : C272 - C273
  • [22] A 64Gb/s PAM-4 Transmitter with 4-Tap FFE and 2.26pJ/b Energy Efficiency in 28nm CMOS FDSOI
    Steffan, Giovanni
    Depaoli, Emanuele
    Monaco, Enrico
    Sabatino, Nicolo
    Audoglio, Walter
    Rossi, Augusto Andrea
    Erba, Simone
    Bassi, Matteo
    Mazzanti, Andrea
    2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 116 - 116
  • [23] A 16-to-40Gb/s Quarter-Rate NRZ/PAM4 Dual-Mode Transmitter in 14nm CMOS
    Kim, Jihwan
    Balankutty, Ajay
    Elshazly, Amr
    Huang, Yan-Yu
    Song, Hang
    Yu, Kai
    O'Mahony, Frank
    2015 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2015, 58 : 60 - U76
  • [24] A 50 Gb/s PAM-4 VCSEL Transmitter With 2.5-Tap Nonlinear Equalization in 65-nm CMOS
    Tyagi, Ahhinav
    Iwai, Takayuki
    Yu, Kunzhi
    Wang, Binhao
    Sorin, Wayne
    Mathai, Sagi
    Tan, Michael
    Palermo, Samuel
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2018, 30 (13) : 1246 - 1249
  • [25] A 0.82pJ/b 50Gb/s PAM4 VCSEL Driver with 3-Tap Asymmetric FFE in 12nm CMOS FinFET Process
    Kashani, Milad Haghi
    Shakiba, Hossein
    Sheikholeslami, Ali
    IEEE 49TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE, ESSCIRC 2023, 2023, : 369 - 372
  • [26] A 25Gb/s 185mW PAM-4 Receiver with 4-tap Adaptive DFE and Sampling Clock Optimization in 55nm CMOS
    Tang, Liangxiao
    Gai, Weixin
    Yang, Chih-Kong Ken
    Ye, Bingyi
    Chen, Congcong
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [27] A 112Gb/s PAM-4 Low-Power 9-Tap Sliding-Block DFE in a 7nm FinFET Wireline Receiver
    Bailey, James
    Shakiba, Hossein
    Nir, Ehud
    Marderfeld, Grigory
    Krotnev, Peter
    Lacroix, Marc-Andre
    Cassan, David
    2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 140 - +
  • [28] A 28 Gb/s 1.6 pJ/b PAM-4 Transmitter Using Fractionally Spaced 3-Tap FFE and Gm-Regulated Resistive-Feedback Driver
    Ju, Haram
    Choi, Moon-Chul
    Jeong, Gyu-Seob
    Bae, Woorham
    Jeong, Deog-Kyoon
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (12) : 1377 - 1381
  • [29] A 112-Gb/s PAM-4 Low-Power Nine-Tap Sliding-Block DFE in a 7-nm FinFET Wireline Receiver
    Bailey, James
    Shakiba, Hossein
    Nir, Ehud
    Marderfeld, Grigory
    Krotnev, Peter
    LaCroix, Marc-Andre
    Cassan, David
    Tonietto, Davide
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (01) : 32 - 43
  • [30] A 4.8pJ/b 6Gb/s ADC-Based PAM-4 Wireline Receiver Data -Path with Cyclic Prefix in 14nm FinFET
    Kim, Gain
    Kull, Lukas
    Luu, Danny
    Braendli, Matthias
    Menolfi, Christian
    Francese, Pier-Andrea
    Yueksel, Hazar
    Aprile, Cosimo
    Morf, Thomas
    Kossel, Marcel
    Cevrero, Alessandro
    Ozkaya, Ilter
    Bae, Hyeon-Min
    Burg, Andreas
    Toifl, Thomas
    Leblebici, Yusuf
    2019 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2019, : 239 - 240