Implementation of Digital PID controller in Field Programmable Gate Array (FPGA)

被引:2
|
作者
Subasri, V. [1 ]
Lavanya, K. [1 ]
Umamaheswari, B. [1 ]
机构
[1] Anna Univ, Coll Engn, Guindy, Tamil Nadu, India
关键词
Field Programmable Gate Array; Digital PID Architecture;
D O I
10.1109/IICPE.2006.4685362
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
Proportional Integral Derivative (PID) controller is the most preferable controller in industries that does not require precise analytical model of the system to be controlled. Implementation of PID controllers has gone through several stages of evolution from the early mechanical and pneumatic designs to the microprocessor based systems. Recently "Field Programmable Gate Array" has become an alternative solution for the realization of Digital PID controllers. This work is aimed at the implementation of serial, parallel and mixed PID controller architectures using FPGA. The digital PID so designed is based essentially in architectures including multipliers, adders and some other logic circuits.
引用
收藏
页码:172 / 176
页数:5
相关论文
共 50 条
  • [21] Field Programmable Gate Array based implementation of Digital Down Converter for Magnetic Resonance Imaging
    Dalvi, Pradnya
    Patil, Pravin
    Verma, Dharmesh
    Merugu, Radhaprasanna
    2018 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION (ICCUBEA), 2018,
  • [22] Implementation of Field Programmable Gate Array based Maximum Power Point Tracking Controller of Photovoltaic System
    Al-Mohaya, Mukarram A. M.
    Mahamad, Abd Kadir
    Saon, Sharifah
    PROCEEDINGS OF THE 2013 IEEE 7TH INTERNATIONAL POWER ENGINEERING AND OPTIMIZATION CONFERENCE (PEOCO2013), 2013, : 718 - 721
  • [23] Analysis of Place and Route Algorithm for Field Programmable Gate Array (FPGA)
    Udar, Vaishali
    Sharma, Sanjeev
    2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES (ICT 2013), 2013, : 116 - 119
  • [24] Field programmable gate array (FPGA) based baseline JPEG decoder
    Yusof, ZM
    Aspar, Z
    Suleiman, I
    IEEE 2000 TENCON PROCEEDINGS, VOLS I-III: INTELLIGENT SYSTEMS AND TECHNOLOGIES FOR THE NEW MILLENNIUM, 2000, : B218 - B220
  • [25] Programmable logic controller performance enhancement by field programmable gate array based design
    Patel, Dhruv
    Bhatt, Jignesh
    Trivedi, Sanjay
    ISA TRANSACTIONS, 2015, 54 : 156 - 168
  • [26] Implementation of dynamic matrix control on field programmable gate array
    Lan J.
    Li D.-W.
    Yang N.
    Xi Y.-G.
    Journal of Shanghai Jiaotong University (Science), 2011, 16 (4) : 441 - 446
  • [27] Implementation of Dynamic Matrix Control on Field Programmable Gate Array
    兰建
    李德伟
    杨楠
    席裕庚
    JournalofShanghaiJiaotongUniversity(Science), 2011, 16 (04) : 441 - 446
  • [28] Field Programmable Gate Array Realization of Microprogrammed Controller based Parallel Digital FIR Filter Architecture
    BenSaleh, Mohammed S.
    Qasim, Syed Manzoor
    Bahaidarah, M.
    AlObaisi, H.
    AlSharif, T.
    AlZahrani, M.
    AlOnazi, H.
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2012, VOL II, 2012, : 828 - 831
  • [29] Design and Implementation of Digital Fuzzy-PID Controller Based on FPGA
    Chen, Wen
    Yuan, Hui-mei
    Wang, Yan
    ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6, 2009, : 388 - 392
  • [30] FPGA implementation of digital PID
    Rezaee, A
    Proceedings of the 7th WSEAS International Conference on Automatic Control, Modeling and Simulation, 2005, : 348 - 352