Thin Wafer Handling Process Evaluation for 3DIC Integration

被引:0
|
作者
Chang, H. H. [1 ]
Tsai, W. L. [1 ]
Chien, C. H. [1 ]
Fu, H. C. [1 ]
Chiang, C. W. [1 ]
Chen, Y. H. [1 ]
Lo, W. C. [1 ]
机构
[1] Ind Technol Res Inst, Elect & Optoelect Res Labs, Hsinchu 31040, Taiwan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
After temporary bonding and thinning process, many backside processes will be conducted on the thinned wafer. The critical processes for thin wafer handling material are high temperature and high vacuum processes. In this article, a quick adhesive selecting method is proposed. Backside process of PECVD SiO2 is identified as the most critical process for thin wafer handling material selection. Two thermal plastic thin wafer handling materials are used in this study for 300 mm wafers and thermal compress bonding in a vacuum chamber is used for bonding process. After bonding, the wafer is thinned down to 50 mu m by a commercialized grinder and the PECVD SiO2 process is conducted on the thinned wafer. Many dishes were found after PECVD SiO2 process because there is outgassing from the thin wafer handling material or from the device/carrier wafer surface. In this research, an additional hold time is proposed to reduce the dishing after PECVD SiO2 process. Different hold time at 210. and different bonding time are evaluated. For the bonding process without hold time, large voids are observed. There are also 29 dishes on the surface of the wafer. By adding additional 5 minutes hold time before bonding, the number of the dishing on the wafer surface reduced from 29 to 6. If the hold time is set to 10 minutes, only 4 dishes were found on the wafer surface. From the evaluation result of these two thermal plastic thin wafer handling materials, B-glue seems much better than A-glue. The hold time seems very critical on void reduction during bonding process. From B-glue on PECVD SiO2 experiment, 10 minutes hold time has the better performance for void reduction. The bonding process with zero hold time has the worst performance which has many voids after PECVD SiO2 process. An ultra-thin 300 mm wafer with a thickness less than 7 mu m is also demonstrated in this research by using B-glue and 10 minutes hold time.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] New Precision Wafer Bonding Technologies for 3DIC
    Sugaya, Isao
    Mitsuishi, Hajime
    Maeda, Hidehiro
    Okamoto, Kazuya
    2015 INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC 2015), 2015,
  • [2] Minimizing die fracture in 3DIC die integration
    Bravo, Jaime
    Morey-Chaisemartin, Philippe
    Beisser, Eric
    Brault, Frederic
    Zusman, Joshua
    Lefevre, Jimmy
    Chang, Lifu
    JOURNAL OF MICRO-NANOPATTERNING MATERIALS AND METROLOGY-JM3, 2024, 23 (01):
  • [3] Study of TSV Thinning Wafer Strength Enhancement for 3DIC Package
    Tsai, Jyun-Ling
    Chao, Chun-Chieh
    Huang, Hsiao-Chun
    Liu, Cheng-Hsiang
    Chang, Hung-Hsien
    Lu, Chang-Lun
    Chen, Shih-Ching
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 868 - 872
  • [4] Characterization of Micro-Bumps for 3DIC Wafer Acceptance Tests
    Sia, Choon Beng
    2019 IEEE 32ND INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2019, : 180 - 183
  • [5] 3DIC/TSV process developments by printing technologies
    Ikeda, Hiroaki
    Sekine, Shigenobu
    Kimura, Ryuji
    Shimokawa, Koichi
    Okada, Keiji
    Shindo, Hiroaki
    Ooi, Tatsuya
    Tamaki, Rei
    Nagata, Makoto
    IEEE CPMT SYMPOSIUM JAPAN 2015, (ICSJ 2015), 2015, : 144 - 147
  • [6] Carrierless thin wafer handling for 3D integration
    Lv, Zhicheng
    Yuan, Jiaojiao
    Fang, Jing
    Yan, Liang
    Wang, Xuefang
    ShengLiu
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 921 - 924
  • [7] Technology Evaluation and Selection of 3DIC Integration Using a Three-Stage Fuzzy MCDM
    Lee, Yen-Chun
    Chou, C. James
    SUSTAINABILITY, 2016, 8 (02)
  • [8] Process Integration of Backside Illuminated Image Sensor with Thin Wafer Handling Technology
    Chang, H. H.
    Chien, C. H.
    Fu, H. C.
    Tsai, W. L.
    Chiang, C. W.
    Ko, C. T.
    Chen, Y. H.
    Lo, W. C.
    Su, K. C.
    Li, C. S.
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1880 - 1886
  • [9] 3DIC Stacking Process Investigation by Soldering Bonding Technology
    Li, Jay
    Chen, Wei Jhen
    Lin, Joe
    Chan, Mu Hsuan
    Lo, Tank
    Xu, Bruce
    Hung, Liang Yih
    Kao, Nicholas
    Jiang, Don Son
    Wang, Yu-Po
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1121 - 1125
  • [10] Process Integration and Reliability Test for 3D Chip Stacking with Thin Wafer Handling Technology
    Chang, H. H.
    Huang, J. H.
    Chiang, C. W.
    Hsiao, Z. C.
    Fu, H. C.
    Chien, C. H.
    Chen, Y. H.
    Lo, W. C.
    Chiang, K. N.
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 304 - 311