Exploiting locality for low-power design

被引：2
|
作者：
Mehra, R [1 ]
Guerra, L [1 ]
Rabaey, J [1 ]
机构：
[1] UNIV CALIF BERKELEY,DEPT ELECT ENGN & COMP SCI,BERKELEY,CA 94720
来源：
PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1996年
关键词：
D O I：
10.1109/CICC.1996.510585
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：401 / 404
页数：4
相关论文
共 50 条
  • [41] Low-Voltage Low-Power CMOS Design
    Dokic, Branko L.
    Pesic-Brdanin, Tatjana
    Cavka, Drago
    2016 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (INDEL), 2016,
  • [42] Enabling Low-Power OFDM for IoT by Exploiting Asymmetric Clock Rates
    Wang, Wei
    He, Shiyue
    Zhang, Qian
    Jiang, Tao
    IEEE-ACM TRANSACTIONS ON NETWORKING, 2020, 28 (02) : 602 - 611
  • [43] Exploiting Neural-Network Statistics for Low-Power DNN Inference
    Bamberg, Lennart
    Najafi, Ardalan
    Garcia-Ortiz, Alberto
    IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS, 2024, 5 : 178 - 188
  • [44] Exploiting data-dependencies in ultra low-power DSP arithmetic
    Bartlett, VA
    Grass, E
    VLSI DESIGN, 2001, 12 (03) : 349 - 363
  • [45] Exploiting Approximate MLC-PCM in Low-Power Embedded Systems
    Nodeh, Mohammad Taghi Teimoori
    Bazzaz, Mostafa
    Ejlali, Alireza
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2018, 17 (01)
  • [46] Exploiting data encoding and reordering for low-power streaming in systolic arrays
    Peltekis, Christodoulos
    Filippas, Dionysios
    Dimitrakopoulos, Giorgos
    Nicopoulos, Chrysostomos
    MICROPROCESSORS AND MICROSYSTEMS, 2023, 102
  • [47] Low-Power Testing for Low-Power Devices
    Wen, Xiaoqing
    2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 261 - 261
  • [48] Design of standard cells used in low-power ASIC's exploiting the multiple-supply-voltage scheme
    Wang, JS
    Shieh, SJ
    Wang, JC
    Yeh, CW
    ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 119 - 123
  • [49] Design methodology of ultra low-power MPEG4 codec core exploiting voltage scaling techniques
    Usami, K
    Igarashi, M
    Ishikawa, T
    Kanazawa, M
    Takahashi, M
    Hamada, M
    Arakida, H
    Terazawa, T
    Kuroda, T
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 483 - 488
  • [50] Analytical models for low-power rectenna design
    Akkermans, JAG
    van Beurden, MC
    Doodeman, GJN
    Visser, HJ
    IEEE ANTENNAS AND WIRELESS PROPAGATION LETTERS, 2005, 4 : 187 - 190
12345