Exploiting locality for low-power design

被引：2
|
作者：
Mehra, R [1 ]
Guerra, L [1 ]
Rabaey, J [1 ]
机构：
[1] UNIV CALIF BERKELEY,DEPT ELECT ENGN & COMP SCI,BERKELEY,CA 94720
来源：
PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1996年
关键词：
D O I：
10.1109/CICC.1996.510585
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：401 / 404
页数：4
相关论文
共 50 条
  • [1] Low-power architectural synthesis and the impact of exploiting locality
    Mehra, R
    Guerra, LM
    Rabaey, JM
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 13 (2-3): : 239 - 258
  • [2] Exploiting regularity for low-power design
    Mehra, R
    Rabaey, J
    1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 166 - 172
  • [3] Exploiting application locality to design fast, low power, low complexity neural classifiers
    Alippi, C
    Scotti, F
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5142 - 5145
  • [4] Exploiting Sparse Activation for Low-Power Design of Synchronous Neuromorphic Systems
    Chung, Jaeyong
    Kang, Woochul
    IEICE TRANSACTIONS ON ELECTRONICS, 2017, E100C (11) : 1073 - 1076
  • [5] Low-Power LDPC Decoder Design Exploiting Memory Error Statistics
    Chen, Junlin
    Wang, Lei
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2015, : 171 - 176
  • [6] LOW-POWER DESIGN
    HINES, J
    KO, U
    MEIER, SE
    NAPPER, S
    PEDRAM, M
    ROY, K
    IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (04): : 84 - 90
  • [7] Low-power design
    Roy, K
    NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 323 - 323
  • [8] Exploiting reconfigurability for low-power control of embedded processors
    Carro, L
    Corrêa, E
    Cardozo, R
    Moraes, F
    Bampi, S
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 421 - 424
  • [9] Low-power electronics and design
    Roy, K
    Lee, DT
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (03) : 233 - 234
  • [10] LOW-POWER VLSI DESIGN
    ROY, K
    CHATTERJEE, A
    IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (04): : 6 - 7
12345