MESA: Reducing cache conflicts by integrating static and run-time methods

被引:0
|
作者
Ding, Xiaoning [1 ]
Nikolopoulos, Dimitrios S. [2 ]
Jiang, Song [3 ]
Zhang, Xiaodong [1 ]
机构
[1] Ohio State Univ, CSE Dept, Columbus, OH 43210 USA
[2] Coll William & Mary, CS Dept, Williamsburg, VA 23187 USA
[3] Los Alamos Natl Lab, Div CCS 3, POB 1663, Los Alamos, NM 87544 USA
基金
美国国家科学基金会;
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The paper proposes MESA (Multicoloring with Embedded Skewed Associativity), a novel cache indexing scheme that integrates dynamic page coloring with static skewed associativity to reduce conflicts in L2/L3 caches with a small degree of associativity. MESA associates multiple cache pages (colors) with each virtual memory page and uses two-level skewed associativity, first to map a page to a different color in each bank of the cache, and then to disperse the lines of a page across the banks and within the colors of the page. MESA is a multi-grained cache indexing scheme that combines the best of two worlds. page coloring and skewed associativity We also propose a novel cache management scheme based on page remapping, which uses cache miss imbalance between colors in each bank as the metric to track conflicts and trigger remapping. We evaluate MESA using 24 benchmarks from multiple application domains and with various degrees of sensitivity to conflict misses, on both an in-order issue processor (using complete system simulation) and an out-of-order issue processor (using SimpleScalar). MESA outperforms skewed associativity prime modulo hashing, and dynamic page coloring schemes proposed earlier Compared to a 4-way associative cache, MESA can provide as much as 76% improvement in IPC.
引用
收藏
页码:189 / +
页数:2
相关论文
共 50 条
  • [31] Tackling Cache-Line Stealing Effects Using Run-Time Adaptation
    Zuckerman, Stephane
    Jalby, William
    [J]. LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, 2011, 6548 : 62 - 76
  • [32] Run-Time Cache-Partition Controller for Multi-Core Systems
    Danielsson, Jakob
    Jagemar, Marcus
    Behnam, Moris
    Seceleanu, Tiberiu
    Sjodin, Mikael
    [J]. 45TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2019), 2019, : 4509 - 4515
  • [33] Integrating Software Testing and Run-Time Checking in an Assertion Verification Framework
    Mera, Edison
    Lopez-Garcia, Pedro
    Hermenegildo, Manuel
    [J]. LOGIC PROGRAMMING, 2009, 5649 : 281 - +
  • [34] Prediction of run-time failures using static product quality metrics
    Binkley, AB
    Schach, SR
    [J]. SOFTWARE QUALITY JOURNAL, 1998, 7 (02) : 141 - 147
  • [35] Investigation of feature run-time conflicts on goal model-based reuse
    Mustafa Berk Duran
    Gunter Mussbacher
    [J]. Information Systems Frontiers, 2016, 18 : 855 - 875
  • [36] Investigation of feature run-time conflicts on goal model-based reuse
    Duran, Mustafa Berk
    Mussbacher, Gunter
    [J]. INFORMATION SYSTEMS FRONTIERS, 2016, 18 (05) : 855 - 875
  • [37] Prediction of Run-Time Failures Using Static Product Quality Metrics
    Aaron B. Binkley
    Stephen R. Schach
    [J]. Software Quality Journal, 1998, 7 : 141 - 147
  • [38] A new hybrid static/run-time secure memory access protection
    He, Nannan
    Cheng, Xueqi
    Hsiao, Michael S.
    [J]. 2008 IEEE CONFERENCE ON TECHNOLOGIES FOR HOMELAND SECURITY, VOLS 1 AND 2, 2008, : 603 - 608
  • [39] STATIC AND RUN-TIME CHARACTERISTICS OF OPS5 PRODUCTION SYSTEMS
    GUPTA, A
    FORGY, CL
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1989, 7 (01) : 64 - 95
  • [40] Reducing Aging Impacts in Digital Sensors via Run-Time Calibration
    Md Toufiq Hasan Anik
    Mohammad Ebrahimabadi
    Jean-Luc Danger
    Sylvain Guilley
    Naghmeh Karimi
    [J]. Journal of Electronic Testing, 2021, 37 : 653 - 673