MESA: Reducing cache conflicts by integrating static and run-time methods

被引:0
|
作者
Ding, Xiaoning [1 ]
Nikolopoulos, Dimitrios S. [2 ]
Jiang, Song [3 ]
Zhang, Xiaodong [1 ]
机构
[1] Ohio State Univ, CSE Dept, Columbus, OH 43210 USA
[2] Coll William & Mary, CS Dept, Williamsburg, VA 23187 USA
[3] Los Alamos Natl Lab, Div CCS 3, POB 1663, Los Alamos, NM 87544 USA
基金
美国国家科学基金会;
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The paper proposes MESA (Multicoloring with Embedded Skewed Associativity), a novel cache indexing scheme that integrates dynamic page coloring with static skewed associativity to reduce conflicts in L2/L3 caches with a small degree of associativity. MESA associates multiple cache pages (colors) with each virtual memory page and uses two-level skewed associativity, first to map a page to a different color in each bank of the cache, and then to disperse the lines of a page across the banks and within the colors of the page. MESA is a multi-grained cache indexing scheme that combines the best of two worlds. page coloring and skewed associativity We also propose a novel cache management scheme based on page remapping, which uses cache miss imbalance between colors in each bank as the metric to track conflicts and trigger remapping. We evaluate MESA using 24 benchmarks from multiple application domains and with various degrees of sensitivity to conflict misses, on both an in-order issue processor (using complete system simulation) and an out-of-order issue processor (using SimpleScalar). MESA outperforms skewed associativity prime modulo hashing, and dynamic page coloring schemes proposed earlier Compared to a 4-way associative cache, MESA can provide as much as 76% improvement in IPC.
引用
收藏
页码:189 / +
页数:2
相关论文
共 50 条
  • [1] Run-time cache bypassing
    Johnson, TL
    Connors, DA
    Merten, MC
    Hwu, WMW
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (12) : 1338 - 1354
  • [2] Run-time adaptive cache management
    Johnson, TL
    Connors, DA
    Hwu, WMW
    [J]. PROCEEDINGS OF THE THIRTY-FIRST HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOL VII: SOFTWARE TECHNOLOGY TRACK, 1998, : 774 - 775
  • [3] A Run-time Reconfigurable Cache Architecture
    Nowak, Fabian
    Buchty, Rainer
    Karl, Wolfgang
    [J]. PARALLEL COMPUTING: ARCHITECTURES, ALGORITHMS AND APPLICATIONS, 2008, 15 : 757 - +
  • [4] Reducing the Overhead of Assertion Run-time Checks via Static Analysis
    Stulova, Nataliia
    Morales, Jose F.
    Hermenegildo, Manuel V.
    [J]. PROCEEDINGS OF THE 18TH INTERNATIONAL SYMPOSIUM ON PRINCIPLES AND PRACTICE OF DECLARATIVE PROGRAMMING (PPDP 2016), 2016, : 90 - 103
  • [5] Run-Time Reconfiguration of Expandable Cache for Embedded Systems
    Hsieh, Ang-Chih
    Hwang, TingTing
    [J]. 2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 207 - 210
  • [6] Run-Time Reconfiguration of Expandable Cache for Embedded Systems
    Hsieh, Ang-Chih
    Hwang, Ting Ting
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (10) : 1863 - 1875
  • [7] Run-Time Reference Clustering for cache performance optimization
    Kaplow, WK
    Szymanski, BK
    Tannenbaum, P
    Viktor, K
    [J]. SECOND AIZU INTERNATIONAL SYMPOSIUM ON PARALLEL ALGORITHMS/ARCHITECTURE SYNTHESIS, PROCEEDINGS, 1997, : 42 - 49
  • [8] Static checker of semantic run-time errors
    Kuksenko, SV
    Shelekhov, VI
    [J]. PROGRAMMING AND COMPUTER SOFTWARE, 1998, 24 (06) : 288 - 300
  • [9] Reducing time cost of distributed Run-Time Infrastructure
    Zhou, Zhong
    Zhao, Qinping
    [J]. ADVANCES IN ARTIFICIAL REALITY AND TELE-EXISTENCE, PROCEEDINGS, 2006, 4282 : 969 - +
  • [10] Techniques for reducing the overhead of run-time parallelization
    Yu, H
    Rauchwerger, L
    [J]. COMPILER CONSTRUCTION, PROCEEDINGS, 2000, 1781 : 232 - 248