A Novel Process Obtaining Silicone Dome Lens for Wafer Level LED Packaging

被引:0
|
作者
Jin, Peng [1 ]
Zou, Beibing [1 ]
Jiang, Liting [1 ]
Lei, Peng [1 ]
Liu, Wei [1 ]
机构
[1] Peking Univ, Sch Environm & Energy, Shenzhen Grad Sch, Shenzhen, Peoples R China
来源
2013 10TH CHINA INTERNATIONAL FORUM ON SOLID STATE LIGHTING (CHINASSL) | 2013年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This study presented a simple and high-efficiency process achieving dome silicone lens for wafer level LED arrays. In this process silicon wafers acted as the substrates of LED chips. The translucent silicone ring directly dispensed on the silicon wafer served as the border to confine the spread of the silicone encapsulant. The geometry of the silicone lens can be adjusted by controlling the volume of the silicone encapsulation. This process has three obvious characteristics: (1) it can enhance the side light extracting rate via the transparent dome silicone lens and the translucent silicone ring; (2) can achieve the dome silicone lens and the silicone ring without any mould applied in traditional package process; (3) can be used to achieve dome lens, which can reduce the cost and time of production. The measurement results revealed a large variation range of level angle which is from 45 degrees to 130 degrees. The volume of silicone encapsulation ranged from 9mm(3) to 17 mm(3) when the level angle of the lens was from 90 degrees to 130 degrees.
引用
收藏
页码:1 / 3
页数:3
相关论文
共 50 条
  • [41] Integration of Phosphor Printing and Encapsulant Dispensing Processes for Wafer Level LED Array Packaging
    Chen, Kewei
    Zhang, Rong
    Lee, S. W. Ricky
    2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 1386 - 1392
  • [42] Experimental Identification of Warpage Origination During the Wafer Level Packaging Process
    Zhu, Chunsheng
    Ning, Wenguo
    Lee, Heng
    Ye, Jiaotuo
    Xu, Gaowei
    Luo, Le
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 815 - 820
  • [43] Investigation on Solder Bump Process Polyimide Cracking for wafer level packaging
    Shi, Lei
    Chen, Lin
    Zhang, David Wei
    Liu, Evan
    Huang, Jin-Xin
    2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 1140 - 1145
  • [44] Back end process development for wafer level Chip Scale Packaging
    Chang, P
    Erhardt, R
    SMTA INTERNATIONAL PROCEEDINGS OF THE TECHNICAL PROGRAM, 1999, : 147 - 152
  • [45] Wafer-level packaging of three-dimensional MOEMS device with lens diaphragm
    Lo, Joe F.
    Fang, Qiyin
    Marcu, Laura
    Kim, Eun Sok
    PROCEEDINGS OF THE IEEE TWENTIETH ANNUAL INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, VOLS 1 AND 2, 2007, : 506 - +
  • [46] Preparation of Wafer-Level LED Packaging Used Uniform Micro Glass Cavities by an Improved Chemical Foaming Process (CFP)
    Zou, Yu
    Shang, Jintang
    Ji, Yu
    Zhang, Li
    Lai, Chiming
    Chen, Dong
    Chen, Kim-Hui
    PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 887 - 890
  • [47] NOVEL SURFACE FINISH FOR NEXT GENERATION WAFER LEVEL PACKAGING APPLICATIONS
    Shah, Kunal
    2020 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2020,
  • [48] A Novel Alignment Technique in Wafer-Level Packaging of MEMS Components
    Hamedi, M.
    Vismeh, M.
    Salimi, P.
    MEMS, NANO AND SMART SYSTEMS, PTS 1-6, 2012, 403-408 : 4564 - 4571
  • [49] A Gamma process-based degradation testing of silicone encapsulant used in LED packaging
    Fan, Jiajie
    Chen, Ye
    Jing, Zhou
    Ibrahim, Mesfin Seid
    Cai, Miao
    POLYMER TESTING, 2021, 96
  • [50] Progression in a Novel Low Loss Photodielectric for Wafer Level Packaging (WLP)
    Han, Katherine
    Akatsuka, Yasumasa
    Nawrocki, Daniel
    Cordero, Jenna
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 556 - 563