Convolutional Encoder and Viterbi Decoder Using SOPC For Variable Constraint Length

被引:0
|
作者
Kulkarni, Anuradha [1 ]
Mantri, Dnyaneshwar [2 ]
Prasad, Neeli R. [2 ]
Prasad, Ramjee [2 ]
机构
[1] Sinhgad Inst Technol, Lonavala, India
[2] Aalborg Univ, Ctr TeleInFrastrukt, Aalborg, Denmark
关键词
convolution encoder; Viterbi decoder; SOPC; constraint length;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Convolution encoder and Viterbi decoder are the basic and important blocks in any Code Division Multiple Accesses (CDMA). They are widely used in communication system due to their error correcting capability But the performance degrades with variable constraint length. In this context to have detailed analysis, this paper deals with the implementation of convolution encoder and Viterbi decoder using system on programming chip (SOPC). It uses variable constraint length of 7, 8 and 9 bits for 1/2 and 1/3 code rates. By analyzing the Viterbi algorithm it is seen that our algorithm has a better error rate for 1/2 code rates than 1/3. The reduced bit error rate with increasing constraint length shows an increase in efficiency and better utilization of resources as bandwidth and power.
引用
收藏
页码:1651 / 1655
页数:5
相关论文
共 50 条
  • [41] The TAR decoder - A bandpass Viterbi/FFT decoder for convolutional encoded spread-spectrum signals
    Tomlinson, M
    AbuRgheff, MNA
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1996, 44 (11) : 1392 - 1398
  • [42] An Improved Encoder for Joint Source-Channel Decoder Using Conditional Entropy Constraint
    Park, Moonseo
    Kim, Seong-Lyun
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2009, E92B (06) : 2222 - 2225
  • [43] A constraint length and throughput parameterizable architecture for Viterbi decoders
    Obeid, AM
    Ortiz, AG
    Glesner, M
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 454 - 457
  • [44] Viterbi Algorithm Performance Analysis for Different Constraint Length
    Ahmed, Sohail
    Siddique, Furqan
    Waqas, Muhammad
    Hasan, Muhammad
    Rehman, Saif Ur
    PROCEEDINGS OF 2019 16TH INTERNATIONAL BHURBAN CONFERENCE ON APPLIED SCIENCES AND TECHNOLOGY (IBCAST), 2019, : 930 - 932
  • [45] 76.5-Gb/s Viterbi Decoder for Convolutional Codes on GPU
    Liu, Zhanxian
    Liu, Chufan
    Zhang, Haijun
    Zhao, Ling
    IEEE EMBEDDED SYSTEMS LETTERS, 2025, 17 (01) : 22 - 25
  • [46] Predicting peak stresses in microstructured materials using convolutional encoder-decoder learning
    Shrivastava, Ankit
    Liu, Jingxiao
    Dayal, Kaushik
    Noh, Hae Young
    MATHEMATICS AND MECHANICS OF SOLIDS, 2022, 27 (07) : 1336 - 1357
  • [47] Design of Convolutional Encoder and Map Decoder Using Dual Mode MLMAP Decoding Algorithm
    Divya, S.
    Kumar, P. Maniraj
    PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO'16), 2016,
  • [48] Semiautomated seismic horizon interpretation using the encoder-decoder convolutional neural network
    Wu, Hao
    Zhang, Bo
    Lin, Tengfei
    Cao, Danping
    Lou, Yihuai
    GEOPHYSICS, 2019, 84 (06) : B403 - B417
  • [49] A constraint length and throughput reconfigurable architecture for Viterbi decoders
    Obeid, AM
    Ortiz, AG
    Glesner, M
    2004 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), VOLS. 1- 3, 2004, : 1293 - 1297