共 50 条
- [43] A constraint length and throughput parameterizable architecture for Viterbi decoders 16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 454 - 457
- [44] Viterbi Algorithm Performance Analysis for Different Constraint Length PROCEEDINGS OF 2019 16TH INTERNATIONAL BHURBAN CONFERENCE ON APPLIED SCIENCES AND TECHNOLOGY (IBCAST), 2019, : 930 - 932
- [47] Design of Convolutional Encoder and Map Decoder Using Dual Mode MLMAP Decoding Algorithm PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO'16), 2016,
- [49] A constraint length and throughput reconfigurable architecture for Viterbi decoders 2004 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), VOLS. 1- 3, 2004, : 1293 - 1297