Security Evaluation of Cryptographic Modules against Side-Channel Attack using a Biased Data Set

被引:0
|
作者
Matsubayashi, Masato [1 ]
Guntur, Hendra [1 ]
Satoh, Akashi [1 ]
机构
[1] Univ Electrocommun, Dept Commun Engn & Informat, Chofu, Tokyo, Japan
关键词
side-channel attack; non-invasive attack; DPA; cryptographic circuit; ISO/IEC; 17825; SASEBO;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
ISO/IEC 17825 defines a methodology to evaluate the vulnerability of a cryptographic module against side-channel attacks. It calculates the correlation between internal data and power consumption or the electro-magnetic (EM) radiation of the module to assess the possibility of hidden information leakage thorough the physical power or EM signals. In order to improve the precision of the assessment, we introduced a biased data set to enhance the leakage signal. When the module is vulnerable to the attacks, our technique can reduce a number of power or EM waveforms required to detect the leakage by 10 times. This improvement was demonstrated through experiments using AES circuits implemented with side-channel attack countermeasures on ASIC chips.
引用
收藏
页数:5
相关论文
共 50 条
  • [21] Side-channel attack against RSA key generation algorithms
    Bauer, Aurélie
    Jaulmes, Eliane
    Lomné, Victor
    Prouff, Emmanuel
    Roche, Thomas
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2014, 8731 : 223 - 241
  • [22] A Data Augmentation Method for Side-Channel Attacks on Cryptographic Integrated Circuits
    Cui, Xiaotong
    Zhang, Hongxin
    Xu, Jun
    Fang, Xing
    Ning, Wenxu
    Wang, Yuanzhen
    Hosen, Md Sabbir
    ELECTRONICS, 2024, 13 (07)
  • [23] Recent research trends in side channel attack on cryptographic modules and its countermeasure
    Graduate School of Engineering, Tohoku University, 6-3, Aramaki, Aza Aoba, Aoba, Sendai 980-8578, Japan
    不详
    不详
    IEEJ Trans. Fundam. Mater., 1 (9-12):
  • [24] A countermeasure against side channel attack on cryptographic LSI using clock variation mechanism
    Asai, Toshiya
    Shiozaki, Mitsuru
    Kubota, Takaya
    Fujino, Takeshi
    Yoshikawa, Masaya
    IEEJ Transactions on Electronics, Information and Systems, 2013, 133 (12) : 2134 - 2142
  • [25] Comparison of Side-Channel Attack on Cryptographic Cirucits between Old and New Technology FPGAs
    Nomata, Yu
    Matsubayashi, Masato
    Sawada, Kohci
    Satoh, Akashi
    2016 IEEE 5TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS, 2016,
  • [26] Protecting Cryptographic Libraries Against Side-Channel and Code-Reuse Attacks
    Tsoupidi, Rodothea Myrsini
    Troubitsyna, Elena
    Papadimitratos, Panos
    IEEE SECURITY & PRIVACY, 2024,
  • [27] Resilient AES Against Side-Channel Attack Using All-Spin Logic
    Alasad, Qutaiba
    Yuan, Jiann
    Lin, Jie
    PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 57 - 62
  • [28] Evaluation of Side-Channel Leakage Simulation by Using EMC Macro-Model of Cryptographic Devices
    Yano, Yusuke
    Iokibe, Kengo
    Teshima, Toshiaki
    Toyota, Yoshitaka
    Katashita, Toshihiro
    Hori, Yohei
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2021, E104B (02) : 178 - 186
  • [29] Side-channel cryptographic attacks using pseudo-boolean optimization
    Yossef Oren
    Avishai Wool
    Constraints, 2016, 21 : 616 - 645
  • [30] Masking against Side-Channel Attacks: A Formal Security Proof
    Prouff, Emmanuel
    Rivain, Matthieu
    ADVANCES IN CRYPTOLOGY - EUROCRYPT 2013, 2013, 7881 : 142 - 159