High-throughput VLSI Design and Implementation of MQ-Encoder

被引：0

作者：

Di, Zhi-Xiong ^{[1
]}

Shi, Jiang-Yi ^{[1
]}

Hao, Yue ^{[1
]}

Liu, Kai ^{[2
]}

Li, Yun-Song ^{[2
]}

Zhao, Zhe-Fei ^{[1
]}

Ma, Pei-Jun ^{[1
]}

机构：

[1] Xidian Univ, Minist Educ, Key Lab Wide Band Gap Semicond Mat & Devices, Xian 710071, Peoples R China

[2] Xidian Univ, ISN, Natl Key Lab, Xian 710071, Peoples R China

来源：

2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012) | 2012年

关键词：

JPEG2000;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

MQ-encoder is a key bottleneck in the JPEG2000 image compression system. In this paper, a novel architecture for an MQ-encoder with high-throughput is proposed in this paper. The dependence between contexts has been analyzed and extracted. The "start-up" states and remaining states of the index table is separated in this paper. And some measures have been introduced to prevent the pipeline from stalling when two-byte emission occurs. Synthesis results show that the processing speed of the MQ-encoder could reach 662.25MHz with a throughput of 662.25 Msymbols/sec. Compared with available designs, this novel architecture provides higher throughput.

引用

页码：559 / 561

页数：3

共 50 条

[31] High-Throughput VLSI Architecture for GRAND Markov Order
Abbas, Syed Mohsin
Jalaleddine, Marwan
Gross, Warren J.
[J]. 2021 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2021), 2021, : 158 - 163
[32] VLSI design of a high-throughput multi-rate decoder for structured LDPC codes
Rovini, M
L'Insalata, NE
Rossi, F
Fanucci, L
[J]. DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 202 - 209
[33] VLSI design of a fully-parallel high-throughput decoder for turbo Gallager codes
Fanucci, Luca
Ciao, Pasquale
Colavolpe, Giulio
[J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (07) : 1976 - 1986
[34] A High-Throughput Deblocking Filter VLSI Architecture for HEVC
Zhou, Wei
Zhang, Jingzhi
Zhou, Xin
Liu, Tongqing
[J]. 2015 VISUAL COMMUNICATIONS AND IMAGE PROCESSING (VCIP), 2015,
[35] A high-throughput VLSI architecture for linear turbo equalization
Lee, SJ
Shanbhag, NR
[J]. CONFERENCE RECORD OF THE THIRTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2003, : 2142 - 2146
[36] VLSI design of high-throughput processing element for real-time particle filtering
Chin, SS
Hong, SJ
[J]. SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 617 - 620
[37] High-Throughput Multifilter VLSI Design for the AV1 Fractional Motion Estimation
Freitas, Daiane
Nagai, Bruna
Grellert, Mateus
Diniz, Claudio M.
Correa, Guilherme
[J]. 2022 35TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2022), 2022,
[38] High-Throughput and Hardware-Efficient Architecture of MQ Arithmetic Coder
Wang, Rui
Li, Bo
Jiang, Hongxu
Cao, Haiheng
[J]. 2008 11TH IEEE SINGAPORE INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS (ICCS), VOLS 1-3, 2008, : 783 - 787
[39] A HIGH-THROUGHPUT MQ CODER ARCHITECTURE BASED ON DEPENDENCE EXTRACTION METHOD
Cao, Haiheng
Zhang, Yongfei
Jiang, Hongxu
[J]. 2014 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), 2014, : 1203 - 1207
[40] Design and implementation of high-throughput RNAi screens in cultured Drosophila cells
Ramadan, Nadire
Flockhart, Ian
Booker, Matthew
Perrimon, Norbert
Mathey-Prevot, Bernard
[J]. NATURE PROTOCOLS, 2007, 2 (09) : 2245 - 2264

← 1 2 3 4 5 →