共 50 条
- [22] HIGH-SPEED DECODING OF BCH CODES [J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 1981, 27 (02) : 254 - 257
- [23] A low-complexity soft-decision decoding architecture for the binary extended Golay code [J]. 2012 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2012, : 705 - 708
- [24] Structure Development of the BCH Code High-speed Decoder Based on the Cyclic Decoding Method [J]. 2015 INTERNATIONAL CONFERENCE ON APPLIED MECHANICS AND MECHATRONICS ENGINEERING (AMME 2015), 2015, : 175 - 178
- [25] An efficient high-speed block turbo code decoding algorithm and hardware architecture design [J]. SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 41 - 44
- [26] HIGH-SPEED CODER FOR TRANSFORMATION OF CHANNEL NUMBERS FROM A DECIMAL TO BINARY CODE [J]. PRIBORY I TEKHNIKA EKSPERIMENTA, 1973, (04): : 99 - 101
- [27] HIGH-SPEED BINARY ADDER [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1981, 25 (2-3) : 156 - 166
- [29] DECODING THE (24,12,8) GOLAY CODE [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1990, 137 (03): : 202 - 206
- [30] FAST CORRELATIVE DECODING OF THE GOLAY CODE BY ADJACENT CLASSES [J]. IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA, 1991, 34 (04): : 99 - 102