SuperV back-end design flow based on Astro

被引：0

作者：

Wang, DH ^{[1
]}

Yu, Q ^{[1
]}

Hong, Y ^{[1
]}

Hou, CH ^{[1
]}

机构：

[1] Chinese Acad Sci, Inst Acoust, Beijing 100080, Peoples R China

来源：

INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES 2005, VOLS 1 AND 2, PROCEEDINGS | 2005年

关键词：

DSP; microprocessor; design flow; timing; crosstalk;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In deep sub-micron VLSI design, designers must face many challenges including timing, area, power, IR drop, crosstalk, etc. A back-end design now is put forward based on Astro. The flow has been used in SuperV DSP microprocessor back-end design for timing optimization, area and IR drop reduction, crosstalk prevention, etc. The final chip includes more than 1 million gates. The area is 5mmx5mm. The clock frequency is up to 266MHz, and power dissipation no more than I watt.

引用

下载

页码：1477 / 1480

页数：4

共 50 条

[41] Design Dependent Process Monitoring for Back-end Manufacturing Cost Reduction
Chan, Tuck-Boon
Pant, Aashish
Cheng, Lerong
Gupta, Puneet
2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, : 116 - 122
[42] An Agent Based Back-End RFID Tag Management System
Rekleitis, Evangelos
Rizomiliotis, Pariagiotis
Gritzalis, Stefanos
TRUST, PRIVACY AND SECURITY IN DIGITAL BUSINESS, 2010, 6264 : 165 - 176
[43] Back-end characterization: The full story
Elsayed, Rany
Farhang, Ali
Yip, Joseph
ADVANCED METALLIZATION CONFERENCE 2007 (AMC 2007), 2008, 23 : 337 - 345
[44] Back-end simulation: Etching and deposition
Baumann, FH
SEMICONDUCTOR CHARACTERIZATION: PRESENT STATUS AND FUTURE NEEDS, 1996, : 173 - 180
[45] A Sparse Separable SLAM Back-End
Khosoussi, Kasra
Huang, Shoudong
Dissanayake, Gamini
IEEE TRANSACTIONS ON ROBOTICS, 2016, 32 (06) : 1536 - 1549
[46] BACK-END DATABASE-SYSTEMS
MARYANSKI, FJ
COMPUTING SURVEYS, 1980, 12 (01) : 3 - 25
[47] BACK-END ENGINEERING MOVES TO THE FRONT
EVANCZUK, S
HIGH PERFORMANCE SYSTEMS-THE MAGAZINE FOR TECHNOLOGY CHAMPIONS, 1989, 10 (11): : 18 - &
[48] A defense of back-end doxastic voluntarism
Soter, Laura K.
NOUS, 2024,
[49] Back-end process: Step 9
Schmidt, Randy
Advanced Packaging, 2000, 9 (09):
[50] Secured CAD back-end flow for power-analysis-resistant cryptoprocessors
Guilley, Sylvain
Flament, Florent
Hoogvorst, Philippe
Pacalet, Renaud
Mathieu, Yves
IEEE DESIGN & TEST OF COMPUTERS, 2007, 24 (06): : 546 - 555

← 1 2 3 4 5 →