A Modularization Hardware Implementation Approach for Artificial Neural Network

被引:0
|
作者
Wang, Tong [1 ]
Wang, Lianming [1 ]
机构
[1] NE Normal Univ, Sch Phys, Changchun 130024, Peoples R China
关键词
Artificial Neural Network; Modularization; Digitization; FPGA;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hardware implementation has been proven to be an effective way to take full advantage of the parallel and distributed computation ability of artificial neural network. To simplify the hardware implementation process of different kinds of neural networks, a modularization and digitization implementation method based on FPGA is proposed. Firstly, some commonly used artificial neural network structures are divided into several functional modules, which are then digitized with HDL. Finally, the hardware implementation of an expected neural network can be achieved by combining those related modules with ease in FPGA. The modularization construction and hardware implementation process of a discrete Hopfield neural network is taken as an example to validate the feasibility and effectiveness of the method.
引用
收藏
页码:670 / 675
页数:6
相关论文
共 50 条
  • [31] Hardware Implementation of Artificial Neural Networks for Vibroacoustic Signals Classification
    Dabrowski, D.
    Jamro, E.
    Cioch, W.
    ACTA PHYSICA POLONICA A, 2010, 118 (01) : 41 - 44
  • [32] Bisection Neural Network Toward Reconfigurable Hardware Implementation
    Chen, Yan
    Zhang, Renyuan
    Kan, Yirong
    Yang, Sa
    Nakashima, Yasuhiko
    IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2024, 35 (03) : 3663 - 3673
  • [33] Hardware implementation of a wavelet neural network using FPGAs
    Karabiyik, Ali
    Savran, Aydogan
    NEURAL INFORMATION PROCESSING, PT 3, PROCEEDINGS, 2006, 4234 : 1095 - 1104
  • [34] Hardware implementation of a pulse-stream neural network
    Haycock, RJ
    York, TA
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (03): : 141 - 147
  • [35] Modified probabilistic neural network hardware implementation schemes
    Zaknich, A
    Attikiouzel, Y
    1996 IEEE TENCON - DIGITAL SIGNAL PROCESSING APPLICATIONS PROCEEDINGS, VOLS 1 AND 2, 1996, : 167 - 172
  • [36] A Hardware Implementation Method of the Aihara Chaotic Neural Network
    Xu, Guizhi
    Yang, Zhao
    Luo, Jie
    2016 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2016, : 1118 - 1121
  • [37] Hardware Implementation Design of Analog Sorting Neural Network
    Tymoshchuk, Pavlo V.
    Shatnyi, Sergiy V.
    2015 XXTH IEEE INTERNATIONAL SEMINAR/WORKSHOP ON DIRECT AND INVERSE PROBLEMS OF ELECTROMAGNETIC AND ACOUSTIC WAVE THEORY, 2015, : 168 - 171
  • [38] Weight Quantization in Spiking Neural Network for Hardware Implementation
    Sulaiman, Muhammad Bintang Gemintang
    Juang, Kai-Cheung
    Lu, Chih-Cheng
    2020 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TAIWAN), 2020,
  • [39] Digital hardware implementation of a neural network used for classification
    Faiedh, H
    Gafsi, Z
    Torki, K
    Besbes, K
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 551 - 554
  • [40] Hardware implementation of memristor-based artificial neural networks
    Aguirre, Fernando
    Sebastian, Abu
    Le Gallo, Manuel
    Song, Wenhao
    Wang, Tong
    Yang, J. Joshua
    Lu, Wei
    Chang, Meng-Fan
    Ielmini, Daniele
    Yang, Yuchao
    Mehonic, Adnan
    Kenyon, Anthony
    Villena, Marco A.
    Roldan, Juan B.
    Wu, Yuting
    Hsu, Hung-Hsi
    Raghavan, Nagarajan
    Sune, Jordi
    Miranda, Enrique
    Eltawil, Ahmed
    Setti, Gianluca
    Smagulova, Kamilya
    Salama, Khaled N.
    Krestinskaya, Olga
    Yan, Xiaobing
    Ang, Kah-Wee
    Jain, Samarth
    Li, Sifan
    Alharbi, Osamah
    Pazos, Sebastian
    Lanza, Mario
    NATURE COMMUNICATIONS, 2024, 15 (01)