A lumped-charge model for gate turn-off thyristors suitable for circuit simulation

被引:11
|
作者
Iannuzzo, F
Busatto, G
机构
[1] Univ Naples Federico 2, Dept Elect Engn, I-80125 Naples, Italy
[2] Univ Cassino, I-03043 Cassino, Italy
关键词
lumped-charge model; gate turn-off thyristor; PSPICE;
D O I
10.1016/S0026-2692(98)00177-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An innovative formulation of the lumped charge approach is used to extract a circuit model of high voltage gate rum-off thyristor (GTO) suitable to accurately predict their static and dynamic characteristics. The model includes the effects of depletion capacitance, non-quasistatic phenomena, the avalanche breakdown of the cathode junction and the effects of the anode shorts. The accuracy of the model can be increased thanks to its modularity and expandability. The equations of the model are given in such a form, which can be easily incorporated into PSPICE simulators as a sub-circuit net-list. The model was tested with success on devices rated at 4500 V and 2500 A. (C) 1999 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:543 / 550
页数:8
相关论文
共 50 条
  • [41] A Resonant Gate Driver Circuit with Turn-On and Turn-Off dv/dt Control
    Rafiq, Aamir
    Maheshwari, Ramkrishan
    2018 IEEMA ENGINEER INFINITE CONFERENCE (ETECHNXT), 2018,
  • [42] HIGH-POWER, TIL-TYPE GATE-ASSISTED TURN-OFF THYRISTORS
    SILARD, A
    TURTUDAU, F
    MARGARIT, M
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1986, 60 (03) : 347 - 359
  • [43] 3100 V, asymmetrical, gate turn-off (GTO) thyristors in 4H-SiC
    Ryu, SH
    Agarwal, AK
    Singh, R
    Palmour, JW
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (03) : 127 - 129
  • [44] Physics-based MCT circuit model using the lumped-charge modeling approach
    Hossain, Z
    Olejniczak, KJ
    Mantooth, HA
    Yang, EX
    Ma, CL
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2001, 16 (02) : 264 - 272
  • [45] GATE TURN-OFF THYRISTORS - CHARACTERISTICS, OPERATION AND APPLICATION: PART 1. BASIC PRINCIPLES.
    Anon
    Vector (Electrical Engineering), 1987, : 6 - 10
  • [46] Simulation study on insulated gate bipolar transistor turn-off oscillations
    Power Device Works, Mitsubishi Electric Corporation, Fukuoka 819-0192, Japan
    Jpn. J. Appl. Phys., 5 PART 1
  • [47] Simulation Study on Insulated Gate Bipolar Transistor Turn-Off Oscillations
    Fujita, Shigeto
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (05)
  • [48] Cascode turn-off of field-controlled integrated thyristors
    Grekhov, I. V.
    Rozhkov, A. V.
    Kostina, L. S.
    Zitta, N. F.
    Matveev, V. I.
    Mashovets, D. V.
    TECHNICAL PHYSICS, 2010, 55 (01) : 154 - 157
  • [49] A Nonlinearized Lumped-Charge Model for Power Semiconductor Devices
    Colalongo, Luigi
    Comensoli, Simone
    Richelli, Anna
    Vajna, Zsolt Miklos Kovacs
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (08) : 3974 - 3981
  • [50] Half-bridge inverter using 4H-SiC gate turn-off thyristors
    Tipton, CW
    Bayne, SB
    Griffin, TE
    Scozzie, CJ
    Geil, B
    Agarwal, AK
    Richmond, J
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (04) : 194 - 196