Efficient system-level prototyping of power-aware dynamic memory managers for embedded systems

被引:12
|
作者
Atienza, D
Mamagkakis, S
Poletti, F
Mendias, JM
Catthoor, F
Benini, L
Soudris, D
机构
[1] Univ Complutense Madrid, DACYA, E-28040 Madrid, Spain
[2] Democritus Univ Thrace, VLSI Design Ctr, GR-67100 Xanthi, Greece
[3] Univ Bologna, DEIS, I-40126 Bologna, Italy
[4] IMEC VZW, B-3001 Louvain, Belgium
[5] Katholieke Univ Leuven, ESAT, Louvain, Belgium
关键词
dynamic memory management; low-power design; system-level prototyping;
D O I
10.1016/j.vlsi.2004.08.003
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In the near future, portable embedded devices must run multimedia and wireless network applications with enormous computational performance (1-40GOPS) requirements at a low energy consumption (0.1-2W). In these applications, the dynamic memory subsystem is currently one of the main sources of power consumption and its inappropriate management can severely affect the performance of the whole system. Within this context, the construction and power evaluation of custom memory managers is one of the most difficult parts for an efficient mapping of such dynamic applications on low-power embedded systems. In this paper, we present a new system-level approach to model complex dynamic memory managers integrating detailed power profiling information. This approach allows to obtain power consumption estimates, memory footprint and memory access values to refine the dynamic memory management of the system in an early stage of the design flow and to easily explore the large search space of memory manager implementations. (c) 2004 Elsevier B.V. All rights reserved.
引用
收藏
页码:113 / 130
页数:18
相关论文
共 50 条
  • [11] IMPACCT: Methodology and Tools for Power-Aware Embedded Systems
    Pai H. Chou
    Jinfeng Liu
    Dexin Li
    Nader Bagherzadeh
    [J]. Design Automation for Embedded Systems, 2002, 7 : 205 - 232
  • [12] System-level power/performance analysis for embedded systems design
    Nandi, A
    Marculescu, R
    [J]. 38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 599 - 604
  • [13] Modular construction and power modeling of dynamic memory managers for embedded systems
    Atienza, D
    Mamagkakis, S
    Catthoor, F
    Mendias, JM
    Soudris, D
    [J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 510 - 520
  • [14] Profile Assisted Online System-Level Performance and Power Estimation for Dynamic Reconfigurable Embedded Systems
    Mu, Jingqing
    Lysecky, Roman
    [J]. 2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [15] Versatile System-level Memory-aware Platform Description Approach for embedded MPSoCs
    Pyka, Robert
    Klein, Felipe
    Marwedel, Peter
    Mamagkakis, Stylianos
    [J]. ACM SIGPLAN NOTICES, 2010, 45 (04) : 9 - 16
  • [16] Versatile System-level Memory-aware Platform Description Approach for embedded MPSoCs
    Pyka, Robert
    Klein, Felipe
    Marwedel, Peter
    Mamagkakis, Stylianos
    [J]. LCTES 10-PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2010 CONFERENCE ON LANGUAGES, COMPILERS, & TOOLS FOR EMBEDDED SYSTEMS, 2010, : 9 - 16
  • [17] A system-level approach for embedded memory robustness
    Mariani, R
    Boschi, G
    [J]. SOLID-STATE ELECTRONICS, 2005, 49 (11) : 1791 - 1798
  • [18] An Efficient Reliability Evaluation Approach for System-Level Design of Embedded Systems
    Israr, Adeel
    Shoufan, Abdulhadi
    Huss, Sorin A.
    [J]. ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 339 - 344
  • [19] Power-Aware Design Techniques of Secure Multimode Embedded Systems
    Jiang, Ke
    Eles, Petru
    Peng, Zebo
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2016, 15 (01)
  • [20] Power-aware task motion for enhancing dynamic range of embedded systems with renewable energy sources
    Liu, JF
    Chou, PH
    Bagherzadeh, N
    [J]. POWER-AWARE COMPUTER SYSTEMS, 2003, 2325 : 84 - 98