Building a Dynamically Reconfigurable System Through a High-Level Development Flow

被引：1
|
作者：
de la Fuente, David [1 ]
Barba, Jesus [1 ]
Caba, Julian [1 ]
Penil, Pablo [2 ]
Carlos Lopez, Juan [1 ]
Sanchez, Pablo [2 ]
机构：
[1] Univ Castilla La Mancha, Sch Comp Sci, Technol & Informat Syst Dept, Ciudad Real, Spain
[2] Univ Cantabria, Elect Technol Syst & Automat Engn Dept, Microelect Engn Grp, Santander, Spain
来源：
LANGUAGES, DESIGN METHODS, AND TOOLS FOR ELECTRONIC SYSTEM DESIGN | 2016年 / 385卷
关键词：
D O I：
10.1007/978-3-319-31723-6_3
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：51 / 73
页数：23
相关论文
共 50 条
  • [1] Building a Dynamically Reconfigurable System Through a High Development Flow
    de la Fuente, David
    Barba, Jesus
    Pena, Xerach
    Carlos Lopez, Juan
    Penil, Pablo
    Pedro Sanchez, Pablo
    [J]. 2015 18th Forum on Specification and Design Languages (FDL), 2015, : 107 - 114
  • [2] Dynamically Reconfigurable Radios from a High-Level Specification
    Craven, Stephen
    Athanas, Peter
    [J]. NAECON 2008 - IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE, 2008, : 198 - +
  • [3] Dynamically Reconfigurable Radios from a High-Level Specification
    Craven, Stephen
    Athanas, Peter
    [J]. IEEE AEROSPACE AND ELECTRONIC SYSTEMS MAGAZINE, 2010, 25 (01) : 35 - 38
  • [4] A review of high-level synthesis for dynamically reconfigurable FPGAs
    Zhang, XJ
    Ng, KW
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2000, 24 (04) : 199 - 211
  • [5] A combined approach to high-level synthesis for dynamically reconfigurable systems
    Meribout, M
    Motomura, M
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (12) : 1508 - 1522
  • [6] Efficient metrics and high-level synthesis for dynamically reconfigurable logic
    Meribout, M
    Motomura, M
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (06) : 603 - 621
  • [7] High-level synthesis challenges and solutions for a dynamically reconfigurable processor
    Toi, Takao
    Nakamura, Noritsugu
    Kato, Yoshinosuke
    Awashima, Toru
    Wakabayashi, Kazutoshi
    Jing, Li
    [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 870 - 876
  • [8] High-level partitioning of digital systems based on dynamically reconfigurable devices
    Kielbik, R
    Moreno, JM
    Napieralski, A
    Jablonski, G
    Szymanski, T
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 271 - 280
  • [9] High-level synthesis using genetic algorithms for dynamically reconfigurable FPGAs
    Zhang, XJ
    Ng, KW
    Young, GH
    [J]. 23RD EUROMICRO CONFERENCE - NEW FRONTIERS OF INFORMATION TECHNOLOGY, PROCEEDINGS: SHORT CONTRIBUTIONS, 1997, : 234 - 243
  • [10] High-level synthesis challenges for mapping a complete program on a dynamically reconfigurable processor
    Toi T.
    Nakamura N.
    Kato Y.
    Awashima T.
    Wakabayashi K.
    [J]. IPSJ Transactions on System LSI Design Methodology, 2010, 3 : 91 - 104
12345