CMOS temporal associative memory

被引：0
|
作者：
Ali, HH [1 ]
Zaghloul, ME [1 ]
机构：
[1] ARAB ACAD SCI & TECHNOL,DEPT ELECT & COMP ENGN,ALEXANDRIA,EGYPT
来源：
38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2 | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
下载
收藏
页码：85 / 88
页数：4
相关论文
共 50 条
  • [1] Associative memory and the medial temporal lobes
    Mayes, Andrew
    Montaldi, Daniela
    Migo, Ellen
    TRENDS IN COGNITIVE SCIENCES, 2007, 11 (03) : 126 - 135
  • [2] Temporal distribution in associative memory systems
    Kotov, VB
    Nikanorova, EA
    RADIOTEKHNIKA I ELEKTRONIKA, 1995, 40 (11): : 1731 - 1735
  • [3] SOM associative memory for temporal sequences
    Sakurai, N
    Hattori, M
    Ito, H
    PROCEEDING OF THE 2002 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-3, 2002, : 950 - 955
  • [4] Temporal and associative memory in Chinese and English
    Tavassoli, NT
    JOURNAL OF CONSUMER RESEARCH, 1999, 26 (02) : 170 - 181
  • [5] Characterization of an Associative Memory Chip in 28 nm CMOS Technology
    Annovi, Alberto
    Calderini, Giovanni
    Capra, Stefano
    Checcucci, Bruno
    Crescioli, Francesco
    De Canio, Francesco
    Fedi, Giacomo
    Frontini, Luca
    Garci, Maroua
    Gentsos, Christos
    Kubota, Takashi
    Liberali, Valentino
    Palla, Fabrizio
    Shojaii, Jafar
    Sotiropoulou, Calliope-Louisa
    Stabile, Alberto
    Traversi, Gianluca
    Viret, Sebastien
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [6] Analysis of process variation effects on a CMOS bidirectional associative memory
    Aslam, A
    Mack, RJ
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 484 - 487
  • [7] An Associative Memory System for Incremental Learning and Temporal Sequence
    Shen, Furao
    Yu, Hui
    Kasai, Wataru
    Hasegawa, Osamu
    2010 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS IJCNN 2010, 2010,
  • [8] Loading temporal associative memory using the neuronic equation
    Liou, CY
    Sou, UC
    ARTIFICAIL NEURAL NETWORKS AND NEURAL INFORMATION PROCESSING - ICAN/ICONIP 2003, 2003, 2714 : 52 - 59
  • [9] An approach for four way set associative multilevel CMOS cache memory
    Palsodkar, Prasanna
    Deshmukh, Amol
    Bajaj, Preeti
    Keskar, A. G.
    KNOWLEDGE-BASED INTELLIGENT INFORMATION AND ENGINEERING SYSTEMS: KES 2007 - WIRN 2007, PT I, PROCEEDINGS, 2007, 4692 : 740 - +
  • [10] CMOS design of the Hao-Vandewalle model of neural associative memory
    Lau, KT
    Lee, ST
    Liu, PC
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1997, 83 (01) : 79 - 90
12345