3D Monolithic Integrated Thermoelectric IR Sensor

被引:0
|
作者
Xu, Dehui [1 ]
Xiong, Bin [1 ]
Wu, Guoqiang [1 ]
Ma, Yinglei [1 ]
Jing, Errong [1 ]
Wang, Yueling [1 ]
机构
[1] Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, Beijing 100864, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we demonstrate a 3D monolithic integrated thermoelectric IR sensor by using CMOS-MEMS technology. Since CMOS technology is a plane process, wafer-level packaging is used to further improve the system integration density. Both the circuit interface and IR filter are integrated in the thermoelectric IR sensor. In the vertical direction, IR filter is integrated with IR sensor to miniaturize the IR system by wafer-level Au-Si bonding, as well as improve sensor performance by the vacuum bonding. In the plane direction, the thermopile microstructure was fabricated by standard CMOS process and released by XeF2 Post-CMOS technology. Thus, the sensor merges benefits of CMOS technology with the advantage of on chip signal processing.
引用
收藏
页码:480 / 483
页数:4
相关论文
共 50 条
  • [41] Multiphysics Modeling of integrated microfluidic-thermoelectric cooling for stacked 3D ICs
    Furmanczyk, M
    Wilkerson, P
    Przekwas, A
    NINETEENTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, 2003, : 35 - 41
  • [42] Practical Process Flows for Monolithic 3D
    Or-Bach, Zvi
    2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2013,
  • [43] THERMAL MODELING OF MONOLITHIC 3D ICS
    Peng, Baoli
    Pavlidis, Vasilis F.
    Cheng, Yuanqing
    2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020), 2020,
  • [44] GOI fabrication for Monolithic 3D integration
    Abedin, A.
    Zurauskaite, L.
    Asadollahi, A.
    Garidis, K.
    Jayakumar, G.
    Malm, B. G.
    Hellstrom, P. -E.
    Ostling, M.
    2017 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2017,
  • [45] Multilevel monolithic 3D inductors on silicon
    Son, JH
    Kim, SO
    Choi, SW
    Rho, DH
    Kim, DY
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 854 - 857
  • [46] Wafer thinning for monolithic 3D integration
    Jindal, A
    Lu, JQ
    Kwon, Y
    Rajagopalan, G
    McMahon, JJ
    Zeng, AY
    Flesher, HK
    Cale, TS
    Gutmann, RJ
    MATERIALS, TECHNOLOGY AND RELIABILITY FOR ADVANCED INTERCONNECTS AND LOW-K DIELECTRICS-2003, 2003, 766 : 21 - 26
  • [47] Designing Vertical Processors in Monolithic 3D
    Gopireddy, Bhargava
    Torrellas, Josep
    PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), 2019, : 643 - 656
  • [48] The device elements for monolithic integrated SoC based on the local 3D SOI-structures
    Druzhynin, A. O.
    Holota, V., I
    Kogut, I. T.
    ULIS 2009: 10TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION OF SILICON, 2009, : 285 - 288
  • [49] Analysis of Electrostatic Coupling in Monolithic 3D Integrated Circuits and its Impact on Delay Testing
    Koneru, Abhishek
    Chakrabarty, Krishnendu
    2016 21TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2016,
  • [50] Standard CMOS Hall-sensor with integrated interface electronics for a 3D compass sensor
    van der Meer, Jeroen
    Riedijk, Frank
    Makinwa, Kofi
    Huijsing, Johan
    2007 IEEE SENSORS, VOLS 1-3, 2007, : 1101 - 1104