Verification techniques for cache coherence protocols

被引:58
|
作者
Pong, F [1 ]
Dubois, M [1 ]
机构
[1] UNIV SO CALIF, DEPT EE SYST, LOS ANGELES, CA 90089 USA
关键词
cache coherence; finite state machine; protocol verification; shared-memory multiprocessors; state representation and expansion;
D O I
10.1145/248621.248624
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this article we present a comprehensive survey of various approaches for the verification of cache coherence protocols based on state enumeration, (symbolic) model checking, and symbolic state models. Since these techniques search the state space of the protocol exhaustively, the amount of memory required to manipulate the state information and the verification time grow very fast with the number of processors and the complexity of the protocol mechanisms. To be successful for systems of arbitrary complexity, a verification technique must solve this so-called state space explosion problem. The emphasis of our discussion is on the underlying theory in each method of handling the state space explosion problem, and formulating and checking the safety properties (e.g., data consistency) and the liveness properties (absence of deadlock and livelock). We compare the efficiency and discuss the limitations of each technique in terms of memory and computation time. Also, we discuss issues of generality, applicability, automaticity, and amenity for existing tools in each class of methods. No method is truly superior because each method has its own strengths and weaknesses. Finally, refinements that can further reduce the verification time and/or the memory requirement are also discussed.
引用
收藏
页码:82 / 126
页数:45
相关论文
共 50 条
  • [31] Model Checking Data Consistency for Cache Coherence Protocols
    Hong Pan
    Hui-Min Lin
    Yi Lv
    Journal of Computer Science and Technology, 2006, 21 : 765 - 775
  • [32] Model checking data consistency for cache coherence protocols
    Pan, Hong
    Lin, Hui-Min
    Lv, Yi
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2006, 21 (05) : 765 - 775
  • [33] Deriving Efficient Cache Coherence Protocols Through Refinement
    Ratan Nalumasu
    Ganesh Gopalakrishnan
    Formal Methods in System Design, 2002, 20 : 107 - 125
  • [34] Cache Coherence Protocols in Shared-Memory Multiprocessors
    Lian, Xiuzhen
    Ning, Xiaoxi
    Xie, Mingren
    Yu, Farong
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING, 2015, 17 : 286 - 289
  • [35] HeteroGen: Automatic Synthesis of Heterogeneous Cache Coherence Protocols
    Oswald, Nicolai
    Nagarajan, Vijay
    Sorin, Daniel J.
    Gavrielatos, Vasilis
    Olausson, Theo
    Carr, Reece
    2022 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2022), 2022, : 756 - 771
  • [36] Impact of cache coherence protocols on the processing of network traffic
    Kumar, Amit
    Huggahalli, Ram
    MICRO-40: PROCEEDINGS OF THE 40TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2007, : 161 - +
  • [37] A Systematic Methodology to Develop Resilient Cache Coherence Protocols
    Aisopos, Konstantinos
    Peh, Li-Shiuan
    PROCEEDINGS OF THE 2011 44TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 44), 2011, : 47 - 58
  • [38] Deriving efficient cache coherence protocols through refinement
    Nalumasu, R
    Gopalakrishnan, G
    FORMAL METHODS IN SYSTEM DESIGN, 2002, 20 (01) : 107 - 125
  • [39] HeteroGen: Automatic Synthesis of Heterogeneous Cache Coherence Protocols
    Oswald, Nicolai
    Nagarajan, Vijay
    Sorin, Daniel J.
    Gavrielatos, Vasilis
    Olausson, Theo X.
    Carr, Reece
    IEEE MICRO, 2023, 43 (04) : 62 - 70
  • [40] Simulation based Performance Study of Cache Coherence Protocols
    Mallya, Neethu Bal
    Patil, Geeta
    Raveendran, Biju
    2015 IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS, 2015, : 125 - 130