Hardware/software co-design of a Java']Java co-processor for a 32-bit RISC system and the implementation of the hardware partition

被引：0
|
作者：
Fang, W [1 ]
Yu, Y [1 ]
Hou, XF [1 ]
Hao, M [1 ]
Dian, H [1 ]
机构：
[1] Fudan Univ, ASIC, Shanghai 200433, Peoples R China
来源：
2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2 | 2005年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper we proposed a design of a Java co-processor for a 32-bit RISC system to improve its performance, as the software only Java interpreter is more time-consuming. Our work includes the hardware/software co-design of the Java Card Virtual Machine (JCVM) and the details of its hardware implementation. The JCVM translates the Java bytecodes (JBCs) into the native RISC instructions and then passes them to the RISC core. A 16-byte pre-fetch FIFO and the folding mechanism are applied to further speedup the translation.
引用
收藏
页码：243 / 246
页数：4
相关论文
共 50 条
  • [21] Hardware Software Co-design in Haskell
    Aronsson, Markus
    Sheeran, Mary
    [J]. ACM SIGPLAN NOTICES, 2017, 52 (10) : 162 - 173
  • [22] Hardware/software co-design of a secure ubiquitous system
    Fukase, Masa-aki
    Takeda, Hiroki
    Sato, Tomoaki
    [J]. COMPUTATIONAL INTELLIGENCE AND SECURITY, 2007, 4456 : 385 - +
  • [23] Hardware/software co-design of a secure ubiquitous system
    Fukase, Masa-aki
    Takeda, Hiroki
    Sato, Tomoaki
    [J]. 2006 INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY, PTS 1 AND 2, PROCEEDINGS, 2006, : 1307 - 1310
  • [24] Hardware/software co-design of a secure ubiquitous system
    Faculty of Science and Technology, Hirosaki University, Hirosaki 036-8561, Japan
    不详
    [J]. Lect. Notes Comput. Sci., (385-395):
  • [25] A Processor for MPEG decoder SOC: A software/hardware co-design approach
    Yu, GJ
    Yao, QD
    Liu, P
    Jiang, ZD
    Li, FP
    [J]. IMAGE AND VIDEO COMMUNICATIONS AND PROCESSING 2005, PTS 1 AND 2, 2005, 5685 : 742 - 752
  • [26] Software and hardware co-design and implementation of intelligent optimization algorithms
    Fu, Zonglin
    Chu, Shu-Chuan
    Watada, Junzo
    Huc, Chia-Cheng
    Pan, Jeng-Shyang
    [J]. APPLIED SOFT COMPUTING, 2022, 129
  • [27] Whirlpool SoPC Implementation - Hardware/Software Co-Design Example
    Krawczyk, Kamil
    Tomaszewicz, Pawel
    Rawski, Mariusz
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2012, 58 (01) : 21 - 26
  • [28] A sockets-based implementation of hardware and software co-design
    Herbert, A
    [J]. 1996 IEEE INTERNATIONAL VERILOG HDL CONFERENCE, PROCEEDINGS, 1996, : 77 - 80
  • [29] Hardware/software co-design for a high-performance Java']Java Card interpreter in low-end embedded systems
    Zilli, Massimiliano
    Raschke, Wolfgang
    Weiss, Reinhold
    Loinig, Johannes
    Steger, Christian
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (08) : 1076 - 1086
  • [30] Hardware-accelerated Implementation of EMD Hardware and Software Co-design Evalution for HHT
    Wang, Lei
    Vai, Mang I.
    Mak, Peng Un
    Ieong, Chio In
    [J]. 2010 3RD INTERNATIONAL CONFERENCE ON BIOMEDICAL ENGINEERING AND INFORMATICS (BMEI 2010), VOLS 1-7, 2010, : 912 - 915
12345