Enhancement of the Multi-Module Memory Bus for Signal Integrity by Using Genetic Algorithm

被引：0
|
作者：
Wu, Chun-Te
Lin, Ding-Bing
机构：
来源：
2012 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS) | 2012年
关键词：
multi-module memory bus; genetic algorithm (GA); dual in-line memory module (DIMM); SEGMENTAL-TRANSMISSION-LINE; OPTIMIZATION; DESIGN;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The purpose of this paper is to optimize the multi-module memory bus by using genetic algorithm. In this paper, the experiment results on lossless transmission line are presented to define a fitness function by using the formula of reflection and transmission coefficients. The goal of reflection coefficient is zero and transmission coefficient is one. Therefore, the receiver can receive the largest power. This scheme is applied to solve the impedance mismatching problem for the structure of DIMMs.
引用
收藏
页码：157 / 160
页数：4
相关论文
共 50 条
  • [41] Bus route and schedule optimisation using a genetic algorithm
    Dhonghaile, S. M. Ni
    O'Brien, E. J.
    Proceedings of The Seventh International Conference on the Application of Artificial Intelligence to Civil and Structural Engineering, 2003, : 81 - 82
  • [42] Optimal municipal bus routing using a genetic algorithm
    Suiter, JM
    Cooley, DH
    ARTIFICIAL NEURAL NETS AND GENETIC ALGORITHMS, 2001, : 312 - 315
  • [43] Energy minimization for an electric bus using a genetic algorithm
    Sina Torabi
    Mauro Bellone
    Mattias Wahde
    European Transport Research Review, 2020, 12
  • [44] Extension of bus service areas using genetic algorithm
    Kang Y.
    Park S.
    Spatial Information Research, 2016, 24 (6) : 719 - 732
  • [45] Energy minimization for an electric bus using a genetic algorithm
    Torabi, Sina
    Bellone, Mauro
    Wahde, Mattias
    EUROPEAN TRANSPORT RESEARCH REVIEW, 2020, 12 (01)
  • [46] FAULT TOLERANCE FOR HIGH-PERFORMANCE MULTI-MODULE VLSI SYSTEMS USING MICRO ROLLBACK
    TREMBLAY, M
    TAMIR, Y
    ADVANCED RESEARCH IN VLSI : PROCEEDINGS OF THE DECENNIAL CALTECH CONFERENCE ON VLSI, 1989, : 297 - 316
  • [47] A multi-objective optimization for memory BIST sharing using a genetic algorithm
    Zaourar, Lilia
    Kieffer, Yann
    Wenzel, Arnaud
    2011 IEEE 17TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2011,
  • [48] Improved Genetic Algorithm for the Regional Multi-line Bus Dispatching
    Du, Jinling
    Cao, Linzhi
    2013 9TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY (CIS), 2013, : 841 - 845
  • [49] On-Dual In-line Memory Module (DIMM) LowPass Filter (LPF) using Via Stubs for Enhancing Signal Integrity
    Lee, Seungjin
    Kim, Jonghoon J.
    Yun, Jinseong
    Cho, Heejin
    Lee, Youngho
    Kim, Kyoungsun
    Park, Sungjoo
    Cho, Jeonghyeon
    Song, Hoyoung
    2022 IEEE 31ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS 2022), 2022,
  • [50] Analog Module Placement Design Using Genetic Algorithm
    张理洪
    谢长生
    裴先登
    Ulrich Kleine
    Tsinghua Science and Technology, 2003, (02) : 161 - 168
12345