A high-performance switch architecture based on mesh of trees

被引:0
|
作者
Chang, Hyung Jae [1 ]
Qu, Guannan [2 ]
Zheng, S. Q. [1 ]
机构
[1] Univ Texas Dallas, Dept Comp Sci, Richardson, TX 75083 USA
[2] Jilin Univ, Coll Comp Sci & Technol, Changchun, Peoples R China
关键词
switch; crossbar; mesh of trees; throughput; binary tree; SCHEDULING ALGORITHM;
D O I
10.1002/dac.2328
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With emergence of various new Internet-enabled devices, such as tablet PCs or smart phones along with their own applications, the traffic growth rate is getting faster and faster these days and demands more communication bandwidth at even faster rate than before. To accommodate this ever-increasing network traffic, even faster Internet routers are required. To respond for these needs, we propose a new mesh of trees based switch architecture, called MOTS(N) switch. In addition, we also propose two more variations of MOTS(N) to further improve it. MOTS(N) is inspired by crossbar with crosspoint buffers. It forms a binary tree for each output line, where each gridpoint buffer is a leaf node and each internal node is 2-in 1-out merge buffer emulating FIFO queues. Because of this FIFO characteristic of internal buffers, MOTS(N) ensures QoS like FIFO output-queued switch. The root node of the tree for each output line is the only component connected to the output port where each cell is transmitted to output port without any contention. To limit the number of buffers in MOTS(N) switch, we present one of its improved (practical) variations, IMOTS(N) switch, as well. For IMOTS(N) switch architecture, sizes of the buffers in the fabric are limited by a certain amount. As a downside of IMOTS(N), however, every cell should go through log N-2+1 number of buffers in the fabric to be transmitted to the designated output line. Therefore, for even further improvement, IMOTS(N) with cut-through, denoted as IMOTS-CT(N), is also proposed in this paper. In IMOTS-CT(N) switch, the cells can cut through one or more empty buffers to be transferred from inputs to outputs with simple 1 or 2bit signal exchanges between buffers. We analyze the throughput of MOTS(N), IMOTS(N), and IMOTS-CT(N) switches and show that they can achieve 100% throughput under Bernoulli independent and identically distributed uniform traffic. Our quantitative simulation results validate the theoretical analysis. Copyright (c) 2012 John Wiley & Sons, Ltd.
引用
收藏
页码:1543 / 1561
页数:19
相关论文
共 50 条
  • [31] High-Performance Acquisition for Vehicle Sideslip Angle Based on Switch Strategy
    Chen J.
    Wu Q.
    Ge X.
    Zhao J.
    [J]. Qiche Gongcheng/Automotive Engineering, 2024, 46 (02): : 346 - 355
  • [32] High-performance FPGA based camera architecture for range imaging
    Lepisto, Niklas
    Thornberg, Benny
    O'Nils, Mattias
    [J]. NORCHIP 2005, PROCEEDINGS, 2005, : 165 - 168
  • [33] SUNSHINE - A HIGH-PERFORMANCE SELF-ROUTING BROAD-BAND PACKET SWITCH ARCHITECTURE
    GIACOPELLI, JN
    HICKEY, JJ
    MARCUS, WS
    SINCOSKIE, WD
    LITTLEWOOD, M
    [J]. IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1991, 9 (08) : 1289 - 1298
  • [34] THE SP2 HIGH-PERFORMANCE SWITCH
    STUNKEL, CB
    SHEA, DG
    ABALI, B
    ATKINS, MG
    BENDER, CA
    GRICE, DG
    HOCHSCHILD, P
    JOSEPH, DJ
    NATHANSON, BJ
    SWETZ, RA
    STUCKE, RF
    TSAO, M
    VARKER, PR
    [J]. IBM SYSTEMS JOURNAL, 1995, 34 (02) : 185 - 204
  • [35] Hipernetch: High-Performance FPGA Network Switch
    Papaphilippou, Philippos
    Meng, Jiuxi
    Gebara, Nadeen
    Luk, Wayne
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2022, 15 (01)
  • [36] A high-performance flexible architecture for cryptography
    Taylor, RR
    Goldstein, SC
    [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS, 1999, 1717 : 231 - 245
  • [37] HIGH-PERFORMANCE FFTS FOR A VLIW ARCHITECTURE
    RODMAN, PK
    [J]. CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : S32 - S46
  • [38] An Adaptive High-Performance Service Architecture
    Andersson, Jesper
    Ericsson, Morgan
    Lown, Welf
    [J]. ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2005, 114 : 87 - 102
  • [39] High-performance architecture for anisotropic filtering
    Bóo, M
    Amor, M
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2005, 51 (05) : 297 - 314
  • [40] Router Architecture for High-Performance NoCs
    Carara, Everton
    Calazans, Ney
    Moraes, Fernando
    [J]. SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, 2007, : 111 - 116