A high-performance switch architecture based on mesh of trees

被引:0
|
作者
Chang, Hyung Jae [1 ]
Qu, Guannan [2 ]
Zheng, S. Q. [1 ]
机构
[1] Univ Texas Dallas, Dept Comp Sci, Richardson, TX 75083 USA
[2] Jilin Univ, Coll Comp Sci & Technol, Changchun, Peoples R China
关键词
switch; crossbar; mesh of trees; throughput; binary tree; SCHEDULING ALGORITHM;
D O I
10.1002/dac.2328
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With emergence of various new Internet-enabled devices, such as tablet PCs or smart phones along with their own applications, the traffic growth rate is getting faster and faster these days and demands more communication bandwidth at even faster rate than before. To accommodate this ever-increasing network traffic, even faster Internet routers are required. To respond for these needs, we propose a new mesh of trees based switch architecture, called MOTS(N) switch. In addition, we also propose two more variations of MOTS(N) to further improve it. MOTS(N) is inspired by crossbar with crosspoint buffers. It forms a binary tree for each output line, where each gridpoint buffer is a leaf node and each internal node is 2-in 1-out merge buffer emulating FIFO queues. Because of this FIFO characteristic of internal buffers, MOTS(N) ensures QoS like FIFO output-queued switch. The root node of the tree for each output line is the only component connected to the output port where each cell is transmitted to output port without any contention. To limit the number of buffers in MOTS(N) switch, we present one of its improved (practical) variations, IMOTS(N) switch, as well. For IMOTS(N) switch architecture, sizes of the buffers in the fabric are limited by a certain amount. As a downside of IMOTS(N), however, every cell should go through log N-2+1 number of buffers in the fabric to be transmitted to the designated output line. Therefore, for even further improvement, IMOTS(N) with cut-through, denoted as IMOTS-CT(N), is also proposed in this paper. In IMOTS-CT(N) switch, the cells can cut through one or more empty buffers to be transferred from inputs to outputs with simple 1 or 2bit signal exchanges between buffers. We analyze the throughput of MOTS(N), IMOTS(N), and IMOTS-CT(N) switches and show that they can achieve 100% throughput under Bernoulli independent and identically distributed uniform traffic. Our quantitative simulation results validate the theoretical analysis. Copyright (c) 2012 John Wiley & Sons, Ltd.
引用
收藏
页码:1543 / 1561
页数:19
相关论文
共 50 条
  • [1] High-Performance FPGA Network Switch Architecture
    Papaphilippou, Philippos
    Meng, Jiuxi
    Luk, Wayne
    [J]. 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), 2020, : 76 - 85
  • [2] RAZAN: A high-performance switch architecture for ATM networks
    Abd-El-Barr, M
    Al-Tawil, K
    Youssef, H
    Al-Jarad, T
    [J]. INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 1998, 11 (04) : 275 - 285
  • [3] HIPIQS: A high-performance switch architecture using input queuing
    Sivaram, R
    Stunkel, CB
    Panda, DK
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2002, 13 (03) : 275 - 289
  • [4] HIPIQS: A high-performance switch architecture using input queuing
    Sivaram, R
    Stunkel, CB
    Panda, DK
    [J]. FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, 1998, : 134 - 143
  • [5] A high-performance two-stage packet switch architecture
    Brown, TX
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 1999, 47 (12) : 1792 - 1795
  • [6] THE KNOCKOUT SWITCH - A SIMPLE, MODULAR ARCHITECTURE FOR HIGH-PERFORMANCE PACKET SWITCHING
    YEH, YS
    HLUCHYJ, MG
    ACAMPORA, AS
    [J]. IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1987, 5 (08) : 1274 - 1283
  • [7] A high-performance WDM photonic switch architecture for future supernetworks infrastructures
    Hamza, HS
    Deogun, JS
    [J]. CONFERENCE PROCEEDINGS OF THE 2005 IEEE INTERNATIONAL PERFORMANCE, COMPUTING AND COMMUNICATIONS CONFERENCE, 2005, : 633 - 634
  • [8] A novel switch architecture for high-performance computing and signal processing networks
    Sukhtankar, S
    Hecht, D
    Rosen, W
    [J]. THIRD IEEE INTERNATIONAL SYMPOSIUM ON NETWORK COMPUTING AND APPLICATIONS, PROCEEDINGS, 2004, : 215 - 222
  • [9] A software architecture based on high-performance middleware
    Xie, JM
    Peng, H
    Yang, DH
    Zhu, ZH
    [J]. PROCEEDINGS OF THE 8TH JOINT CONFERENCE ON INFORMATION SCIENCES, VOLS 1-3, 2005, : 261 - 264
  • [10] High-performance architecture
    Sherwin-Williams
    不详
    [J]. Finsh. Today, 2007, 2 (22-24):