High-performance polycrystalline silicon thin-film transistors integrating sputtered aluminum-oxide gate dielectric with bridged-grain active channel

被引:9
|
作者
Zhang, Meng [1 ]
Zhou, Wei
Chen, Rongsheng
Wong, Man
Kwok, Hoi-Sing
机构
[1] Hong Kong Univ Sci & Technol, Ctr Display Res, Kowloon, Hong Kong, Peoples R China
关键词
TFTS;
D O I
10.1088/0268-1242/28/11/115003
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Polycrystalline silicon thin-film transistors (TFTs) integrating sputtered Al2O3 gate dielectric with bridged-grain active channel are demonstrated. The proposed TFTs exhibit excellent device performance in terms of smaller threshold voltage, steeper subthreshold swing and higher on-current/off-current ratio. More importantly, the mobility of the proposed TFT is 5.5 times that of conventional TFTs with SiO2 gate dielectric. All of these results suggest that the proposed TFT is a good choice for low-power and high-speed driving circuits in display application.
引用
收藏
页数:5
相关论文
共 50 条
  • [31] Reliability of low temperature polycrystalline silicon thin-film transistors with ultrathin gate oxide
    Ueno, Hitoshi
    Sugawara, Yuta
    Yano, Hiroshi
    Hatayama, Tomoaki
    Uraoka, Yukiharu
    Fuyuki, Takashi
    Serikawa, Tadashi
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (7A): : 4021 - 4027
  • [32] Reliability of low temperature polycrystalline silicon thin-film transistors with ultrathin gate oxide
    Nara Institute of Science and Technology, 8916-5 Takayama, Ikoma, Nara 630-0192, Japan
    不详
    Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap, 7 A (4021-4027):
  • [33] The Role of High-κ TiHfO Gate Dielectric in Sputtered ZnO Thin-Film Transistors
    Su, Nai-Chao
    Wang, Shui-Jinn
    Huang, Chin-Chuan
    Chen, Yu-Han
    Huang, Hao-Yuan
    Chiang, Chen-Kuo
    Wu, Chien-Hung
    Chin, Albert
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (04)
  • [34] Degradation mechanisms for polycrystalline silicon thin-film transistors with a grain boundary in the channel under negative gate bias stress
    张冬利
    王明湘
    王槐生
    Chinese Physics B, 2022, (12) : 599 - 604
  • [35] Degradation mechanisms for polycrystalline silicon thin-film transistors with a grain boundary in the channel under negative gate bias stress
    Zhang, Dongli
    Wang, Mingxiang
    Wang, Huaisheng
    CHINESE PHYSICS B, 2022, 31 (12)
  • [36] High performance organic thin-film transistors with photopatterned gate dielectric
    Lee, Sun Hee
    Choo, Dong Joon
    Han, Seung Hoon
    Kim, Jun Hee
    Son, Young Rea
    Jang, Jin
    APPLIED PHYSICS LETTERS, 2007, 90 (03)
  • [37] High-performance solid-phase crystallized polycrystalline silicon thin-film transistors with floating-channel structure
    Chang, Chia-Wen
    Deng, Chih-Kang
    Chang, Che-Lun
    Liao, Ta-Chuan
    Lei, Tan-Fu
    Japanese Journal of Applied Physics, 2008, 47 (4 PART 2): : 3024 - 3027
  • [38] Improving the Gate Stability of ZnO Thin-Film Transistors with Aluminum Oxide Dielectric Layers
    Oh, Min Suk
    Lee, Kimoon
    Song, J. H.
    Lee, Byoung H.
    Sung, Myung M.
    Hwang, D. K.
    Im, Seongil
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2008, 155 (12) : H1009 - H1014
  • [39] High-performance solid-phase crystallized polycrystalline silicon thin-film transistors with floating-channel structure
    Chang, Chia-Wen
    Deng, Chih-Kang
    Chang, Che-Lun
    Liao, Ta-Chuan
    Lei, Tan-Fu
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 3024 - 3027
  • [40] Thermal oxide of polycrystalline silicon on steel foil as a thin-film transistor gate dielectric
    Wu, M
    Wagner, S
    APPLIED PHYSICS LETTERS, 2001, 78 (23) : 3729 - 3731