A Wide-Range On-Chip Leakage Sensor Using a Current-Frequency Converting Technique in 65-nm Technology Node

被引:4
|
作者
Kang, Yesung [1 ]
Choi, Jaehyouk [1 ]
Kim, Youngmin [2 ]
机构
[1] Ulsan Natl Inst Sci & Technol, Sch Elect & Comp Engn, Ulsan 689798, South Korea
[2] Kwangwoon Univ, Dept Comp Engn, Seoul 139701, South Korea
关键词
Current amplifier (CA); current-to-frequency converter; leakage sensor; standby leakage; voltage-controlled oscillator (VCO); ADAPTIVE BODY-BIAS; REDUCTION TECHNIQUES; CURRENT MECHANISMS; POWER-CONSUMPTION; VOLTAGE; DELAY; DIE;
D O I
10.1109/TCSII.2015.2435672
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As technology moves toward the submicrometer regime, leakage current due to aggressive scaling and parameter variation has become a major problem in high-performance integrated circuit designs. Therefore, accurate measurement of the leakage current flowing through transistors has become a critical task for better understanding of process and design. In this brief, we propose a simple on-chip circuit technique for measuring a wide-range static standby (or leakage) current in a 65-nm technology with high accuracy. The circuit consists of a current amplifier, a bias stabilizer, and a voltage-controlled oscillator. The proposed leakage sensor is designed to measure leakage currents from 20 pA to 20 nA. Simulation results show that the proposed sensor has less than 8.4% error over a wide range of leakage currents (i.e., three orders of magnitude). Chip measurement results also indicate that the proposed leakage sensor is operating properly and measures the standby leakage current values of the devices under test within the possible range at different temperatures. The power consumption of the proposed leakage sensor was 0.6 mW when the leakage current was 1 nA, and the active area was 0.007 mm(2).
引用
收藏
页码:846 / 850
页数:5
相关论文
共 15 条
  • [1] A robust 65-nm node CMOS technology for wide-range Vdd operation
    Nakahara, Y
    Fukai, T
    Togo, M
    Koyama, S
    Morikuni, H
    Matsuda, T
    Sakamoto, K
    Mineji, A
    Fujiwara, S
    Kunimune, Y
    Nagase, M
    Tamura, T
    Onoda, N
    Miyake, S
    Yama, Y
    Kudoh, T
    Ikeda, M
    Yamagata, Y
    Yamamoto, T
    Imai, K
    [J]. 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 281 - 284
  • [2] On-chip metal wire grid polarizer for CMOS image sensor based on 65-nm technology
    Sasagawa, Kiyotaka
    Ando, Keisuke
    Matsuoka, Hitoshi
    Kobayashi, Takuma
    Noda, Toshihiko
    Tokuda, Takashi
    Ohta, Jun
    [J]. 2012 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO), 2012,
  • [3] A Wide-Range PLL Using Self-Healing Prescaler/VCO in 65-nm CMOS
    Lee, I-Ting
    Tsai, Yun-Ta
    Liu, Shen-Iuan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (02) : 250 - 258
  • [4] Image sensor pixel with on-chip high extinction ratio polarizer based on 65-nm standard CMOS technology
    Sasagawa, Kiyotaka
    Shishido, Sanshiro
    Ando, Keisuke
    Matsuoka, Hitoshi
    Noda, Toshihiko
    Tokuda, Takashi
    Kakiuchi, Kiyomi
    Ohta, Jun
    [J]. OPTICS EXPRESS, 2013, 21 (09): : 11132 - 11140
  • [5] A 60-GHz On-Chip Antenna Over an AMC Using a Standard 65-nm CMOS Technology
    Yang, Wanlan
    Ma, Kaixue
    Yeo, Kiat Seng
    Lim, Wei Meng
    Lu, Lu
    [J]. 2014 XXXITH URSI GENERAL ASSEMBLY AND SCIENTIFIC SYMPOSIUM (URSI GASS), 2014,
  • [6] MOSFET current drive optimization using silicon nitride capping layer for 65-nm technology node
    Pidin, S
    Mori, T
    Nakamura, R
    Saiki, T
    Tanabe, R
    Satoh, S
    Kase, M
    Hashimoto, K
    Sugii, T
    [J]. 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 54 - 55
  • [7] Re-using clock management unit to implement power Gating and retention for leakage reduction at the 65-nm technology node
    Royannez, P.
    Jumel, F.
    Mair, H.
    Scott, D.
    Rachidi, A. Er
    Lagerquist, R.
    Chau, M.
    Gururajarao, S.
    Thiruvengadam, S.
    Clinton, M.
    Menezes, V.
    Hollingsworth, R.
    Vaccani, J.
    Piacibello, F.
    Culp, N.
    Rosal, J.
    Ball, M.
    Ben-Amar, F.
    Bouetel, L.
    Domerego, O.
    Lachese, J. L.
    Fournet-Fayard, C.
    Ciroux, J.
    Raibaut, C.
    Ko, U.
    [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 37 - +
  • [8] Wide-Range AC/DC Earth Leakage Current Sensor Using Fluxgate with Self-Excitation System
    Kudo, Takahiro
    Kuribara, Susumu
    Takahashi, Yasuhiro
    [J]. 2011 IEEE SENSORS, 2011, : 512 - 515
  • [9] A 68-GHz Loss Compensated Distributed Amplifier Using Frequency Interleaved Technique in 65-nm CMOS Technology
    Wu, Yue-Ming
    Kao, Yu-Hsien
    Chu, Ta-Shun
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (01) : 29 - 39
  • [10] An wide-range tunable on-chip radio-frequency LC-tank formed with a post-CMOS-compatible MEMS fabrication technique
    Gu, Lei
    Wu, Zhengzheng
    Li, Xinxin
    [J]. MICROELECTRONICS JOURNAL, 2009, 40 (01) : 131 - 136