Deep learning parallel computing and evaluation for embedded system clustering architecture processor

被引:4
|
作者
Zu, Yue [1 ]
机构
[1] Jilin Inst Chem Technol, Dept Human Resources Off, Jilin 132022, Jilin, Peoples R China
关键词
Clustered architecture processor; Parallel computing; Deep learning; Performance evaluation;
D O I
10.1007/s10617-020-09235-5
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In the era of intelligence, the processing of a large amount of information and various intelligent applications need to rely on embedded devices. This trend has made machine learning algorithms play an increasingly important role. High-performance embedded computing is an effective means to solve the lack of computing power of embedded devices. Aiming at the problem that the calculation amount of new intelligent embedded applications based on machine learning technology is higher, the computing power of traditional embedded systems is difficult to meet their needs, this paper studies the parallel optimization and implementation techniques of convolutional neural networks in Parallella platform. The parallel optimization strategy of convolutional neural network on the clustering architecture processor of heterogeneous multi-core system is given. Then the high-performance implementation of convolutional neural network on Parallella platform is studied, and the function of convolutional neural network system is implemented. A set of performance evaluation methods for embedded parallel processors is proposed. From the application point of S698P, the eCos operating system is selected as the platform. The single-core mode and multi-core mode are compared on the simulator GRSIM, and the parallel performance evaluation is given. Experiments have shown that the efficiency of deep learning tasks is significantly improved compared to traditional parallel methods.
引用
收藏
页码:145 / 159
页数:15
相关论文
共 50 条
  • [11] Optimization of multitask parallel mobile edge computing strategy based on deep learning architecture
    Liu, Zongkai
    Yang, Xiaoqiang
    Shen, Jinxing
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2020, 24 (03) : 129 - 143
  • [12] An Embedded Parallel Computing Architecture for Multi-Limbed Robots
    Rampersadh, Aashutoshh
    Naidoo, Bashan
    2017 PATTERN RECOGNITION ASSOCIATION OF SOUTH AFRICA AND ROBOTICS AND MECHATRONICS (PRASA-ROBMECH), 2017, : 133 - 138
  • [13] Embedded Deep Learning for Vehicular Edge Computing
    Hochstetler, Jacob
    Padidela, Rahul
    Chen, Qi
    Yang, Qing
    Fu, Song
    2018 THIRD IEEE/ACM SYMPOSIUM ON EDGE COMPUTING (SEC), 2018, : 341 - 343
  • [14] The Deep (Learning) Transformation of Mobile and Embedded Computing
    Lane, Nicholas D.
    Warden, Pete
    COMPUTER, 2018, 51 (05) : 13 - 16
  • [15] A Many-Core Co-Processor for Embedded Parallel Computing on FPGA
    Jose, Wilson
    Neto, Horacio
    Vestias, Mario
    2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 539 - 542
  • [16] An Embedded Co-processor Architecture for Energy-efficient Stream Computing
    Panda, Amrit
    Chatha, Karam S.
    2014 IEEE 12TH SYMPOSIUM ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA (ESTIMEDIA), 2014, : 60 - 69
  • [17] Applicability Testing Technique of Intelligent Processor for Embedded Computing System
    Bai, Linting
    Wen, Pengcheng
    Hai, Yulin
    Gao, Ze
    Cheng, Taoran
    Wang, Heng
    2021 IEEE/ACIS 21ST INTERNATIONAL FALL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE (ICIS 2021-FALL), 2021, : 70 - 74
  • [18] An Embedded Parallel Face Detection System Based on Multicore Processor
    Wang, Zheng
    Gao, Fang
    2017 IEEE 2ND ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC), 2017, : 2684 - 2688
  • [19] Soft-core processor architecture for embedded system design
    Nurprasetyo, EF
    Inoue, A
    Tomiyama, H
    Yasuura, H
    IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (09): : 1416 - 1423
  • [20] Design and evaluation of a massively parallel processor based on matrix architecture
    Shimizu, Torn
    Nakajima, Masami
    Kainaga, Masahiro
    IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (11) : 1512 - 1518