Mixed classical scheduling algorithms and tree growing technique in block-test scheduling under power constraints

被引:0
|
作者
Muresan, V [1 ]
Wang, XJ [1 ]
Muresan, V [1 ]
Vladutiu, M [1 ]
机构
[1] Dublin City Univ, Dublin 9, Ireland
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Mixed classical scheduling algorithms are proposed here to improve the test concurrency having assigned power dissipation limits. An extended tree growing technique is used together with these algorithms in order to model the power-constrained test scheduling problem. A sequence of list and distribution-graph based scheduling algorithms is adapted to tackle it. A constant additive model is employed for power dissipation analysis and estimation. Firstly, a list scheduling-like algorithm is ran in order to achieve rapidly a test scheduling solution with a near-optimal test application time. Then the power dissipation distribution of this solution is balanced by applying a distribution-graph based scheduling algorithm. Test scheduling examples and experiments are used in order to assess the efficiency of this approach comparing to the other approaches proposed before.
引用
收藏
页码:162 / 167
页数:6
相关论文
共 50 条
  • [31] Comparison of Multiobjective Evolutionary Algorithms for Operations Scheduling under Machine Availability Constraints
    Frutos, M.
    Mendez, M.
    Tohme, F.
    Broz, D.
    SCIENTIFIC WORLD JOURNAL, 2013,
  • [32] Parallel Identification of Power System Dynamic Models Under Scheduling Constraints
    Xue, Nan
    Chakrabortty, Aranya
    IEEE TRANSACTIONS ON POWER SYSTEMS, 2016, 31 (06) : 4584 - 4594
  • [33] An integrated technique for test vector selection and test scheduling under test time constraint
    Edbom, S
    Larsson, E
    13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 254 - 257
  • [34] Electric vehicle charging under power and balance constraints as dynamic scheduling
    Hernandez-Arauzo, Alejandro
    Puente, Jorge
    Varela, Ramiro
    Sedano, Javier
    COMPUTERS & INDUSTRIAL ENGINEERING, 2015, 85 : 306 - 315
  • [35] Task scheduling on multicore embedded systems under power and thermal constraints
    Salamy, Hassan
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (12) : 2075 - 2091
  • [36] Power-aware processor scheduling under average delay constraints
    Zhang, F
    Chanson, ST
    RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 2005, : 202 - 212
  • [37] Level scheduling of mixed-model assembly lines under storage constraints
    Boysen, Nils
    Fliedner, Malte
    Scholl, Armin
    INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2009, 47 (10) : 2669 - 2684
  • [38] System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints
    Iyengar, V
    Chakrabarty, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (09) : 1088 - 1094
  • [39] Test Scheduling in an IEEE P1687 Environment with Resource and Power Constraints
    Zadegan, Farrokh Ghani
    Ingelsson, Urban
    Asani, Golnaz
    Carlsson, Gunnar
    Larsson, Erik
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 525 - 531
  • [40] Dynamic Voltage Scaling Scheduling on Power-aware Clusters under Power Constraints
    Terzopoulos, George
    Karatza, Helen D.
    17TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON DISTRIBUTED SIMULATION AND REAL TIME APPLICATIONS (DS-RT 2013), 2013, : 72 - 78