Mixed classical scheduling algorithms and tree growing technique in block-test scheduling under power constraints

被引:0
|
作者
Muresan, V [1 ]
Wang, XJ [1 ]
Muresan, V [1 ]
Vladutiu, M [1 ]
机构
[1] Dublin City Univ, Dublin 9, Ireland
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Mixed classical scheduling algorithms are proposed here to improve the test concurrency having assigned power dissipation limits. An extended tree growing technique is used together with these algorithms in order to model the power-constrained test scheduling problem. A sequence of list and distribution-graph based scheduling algorithms is adapted to tackle it. A constant additive model is employed for power dissipation analysis and estimation. Firstly, a list scheduling-like algorithm is ran in order to achieve rapidly a test scheduling solution with a near-optimal test application time. Then the power dissipation distribution of this solution is balanced by applying a distribution-graph based scheduling algorithm. Test scheduling examples and experiments are used in order to assess the efficiency of this approach comparing to the other approaches proposed before.
引用
收藏
页码:162 / 167
页数:6
相关论文
共 50 条
  • [1] Greedy Tree Growing Heuristics on Block-Test Scheduling Under Power Constraints
    Valentin Mureşan
    Xiaojun Wang
    Valentina Mureşan
    Mircea Vlăduţiu
    Journal of Electronic Testing, 2004, 20 : 61 - 78
  • [2] Greedy tree growing heuristics on block-test scheduling under power constraints
    Muresan, V
    Wang, XJ
    Muresan, V
    Vladutiu, M
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (01): : 61 - 78
  • [3] A comparison of classical scheduling approaches in power-constrained block-test scheduling
    Muresan, V
    Wang, XJ
    Muresan, V
    Vladutiu, M
    INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 882 - 891
  • [4] Distribution-graph based approach and extended tree growing technique in power-constrained block-test scheduling
    Muresan, V
    Wang, XJ
    Muresan, V
    Vladutiu, M
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 465 - 470
  • [5] Power-constrained block-test list scheduling
    Muresan, V
    Wang, XJ
    Muresan, V
    Vladutiu, M
    11TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2000, : 182 - 187
  • [6] The left edge algorithm in block test scheduling under power constraints
    Muresan, V
    Wang, XJ
    Muresan, V
    Vladutiu, M
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 351 - 354
  • [7] Test scheduling for SOC under power constraints
    Skarvada, Jaroslav
    PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 91 - 93
  • [8] Test scheduling for minimal energy consumption under power constraints
    Schuele, T
    Stroele, AP
    19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 312 - 318
  • [9] LPT scheduling algorithms with unavailability constraints under uncertainties
    Essafi, Adel
    Mahjoub, Amine
    Mounie, Gregory
    Trystram, Denis
    PARALLEL COMPUTING: FROM MULTICORES AND GPU'S TO PETASCALE, 2010, 19 : 205 - 211
  • [10] Optimal Test Scheduling of Stacked Circuits Under Various Hardware and Power Constraints
    Millican, Spencer K.
    Saluja, Kewal K.
    2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 487 - 492