Random Telegraph Signal Noise Arising from Grain Boundary Traps in Nano-scale Poly-Si Nanowire Thin-Film Transistors

被引：0
|
作者：
Lee, Chen-Ming [1 ]
Tsui, Bing-Yue [1 ]
机构：
[1] Natl Chiao Tung Univ, Inst Elect, Dept Elect Engn, Hsinchu, Taiwan
来源：
2013 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA) | 2013年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Nano-scale poly-Si thin-film transistor (TFT) is a promising device for the three-dimensional integrated circuits (3D IC) and 3D stacked flash memories. Random telegraph signal noise (RTN) arising from grain boundary traps is identified and a grain-boundary-induced-fluctuation (GBIF) model is proposed for the first time. Amonia plasma treatment can suppress this RTN source effectively.
引用
收藏
页数：2
相关论文
共 36 条
  • [1] Schottky barrier poly-Si thin-film transistors with nano-scale channel width
    Lin, HC
    Lee, MH
    Yeh, KL
    Hou, FJ
    THIN FILM TRANSISTOR TECHNOLOGIES VI, PROCEEDINGS, 2003, 2002 (23): : 208 - 215
  • [2] The dependence of grain boundary location on low temperature poly-Si thin-film transistors
    Chen, Hung-Tse
    Chen, Yu-Cheng
    Tsai, Po-Hao
    Lin, Jia-Xing
    Chen, Chi-Lin
    Chang, C. Jason
    IDMC 05: PROCEEDINGS OF THE INTERNATIONAL DISPLAY MANUFACTURING CONFERENCE 2005, 2005, : 55 - 57
  • [3] Differentiation of effects due to grain and grain boundary traps in laser annealed poly-Si thin film transistors
    Armstrong, GA
    Uppal, S
    Brotherton, SD
    Ayres, JR
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (4A): : 1721 - 1726
  • [4] Drain Conductance Oscillations in Poly-Si Junctionless Nanowire Thin-Film Transistors
    Kang, Tsung-Kuei
    Peng, Yen-Hao
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (01) : 451 - 456
  • [5] Characteristic Degradation of Poly-Si Thin-Film Transistors With Large Grains From the Viewpoint of Grain Boundary Location
    Kimura, Mutsumi
    Dimitriadis, Charalabos A.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (06) : 1748 - 1751
  • [6] Study on Random Telegraph Noise of Gate-All-Around Poly-Si Junctionless Nanowire Transistors
    Yang, Chen-Chen
    Peng, Kang-Ping
    Chen, Yung-Chen
    Lin, Horng-Chih
    Li, Pei-Wen
    2017 SILICON NANOELECTRONICS WORKSHOP (SNW), 2017, : 45 - 46
  • [7] Operations of poly-Si nanowire thin-film transistors with a multiple-gated configuration
    Su, C. J.
    Lin, H. C.
    Tsai, H. H.
    Hsu, H. H.
    Wang, T. M.
    Huang, T. Y.
    NANOTECHNOLOGY, 2007, 18 (21)
  • [8] A comprehensive model for low frequency noise in poly-Si thin-film transistors
    Han, IK
    Lee, JI
    Lee, MB
    Chang, SK
    Chovet, A
    Physics of Semiconductors, Pts A and B, 2005, 772 : 1489 - 1490
  • [9] Novel Twin Poly-Si Thin-Film Transistors EEPROM With Trigate Nanowire Structure
    Wu, Yung-Chun
    Su, Po-Wen
    Chang, Chin-Wei
    Hung, Min-Feng
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (11) : 1226 - 1228
  • [10] Barrier height dependence of low frequency noise in poly-Si thin-film transistors
    Han, IK
    Lee, J
    Chovet, A
    Brini, J
    NOISE IN DEVICES AND CIRCUITS II, 2004, 5470 : 552 - 559
1234