The Design of 8-Channel CMOS Area-Efficient Low-Power Current-Mode Analog Front-End Amplifier for EEG Signal Recording

被引:0
|
作者
Sung, Ya-Syuan [1 ,2 ]
Chen, Wei-Ming [3 ]
Wu, Chung-Yu [1 ,2 ,3 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan
[2] Natl Chiao Tung Univ, Inst Elect, Hsinchu, Taiwan
[3] Natl Chiao Tung Univ, Biomed Elect Translat Res Ctr, Hsinchu, Taiwan
关键词
analog front-end amplifier; area-efficient; low-power; electroencephalography recording;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, an 8-channel area-efficient low-power current-mode analog front-end amplifier (AFEA) is designed for EEG signal recording. The AFEA is composed of eight capacitive coupled transconductors (CCGMs), current-mode band-pass filters (CMBPFs), and programmable current-gain amplifiers (PCGAs) with a multiplexer (MUX), a transimpedance amplifier (TIA), and an offset current cancellation loop (OCCL). The AFEA employs CCGM with only 2pF input capacitance to eliminate the electrode dc offset (EDO). The current-mode topology is adopted in the design of CCGMs, CMBPFs, and PCGAs to reduce the power consumption. The shared OCCL is designed to eliminate the output offset of CCGM, CMBPF and PCGA. The AFEA is designed and fabricated in 180-nm CMOS technology and the core area occupies only 1mm(2). The measured maximum gain is 82 dB. The measured input-referred noise is 3.34 mu V-rms within the bandwidth of 0.5-100 Hz. The measured maximum power consumption is 7.85 mu W per channel under power supply of 1.2V. The fabricated AFEA is applied to record the human EEG signal successfully.
引用
收藏
页码:530 / 533
页数:4
相关论文
共 50 条
  • [31] A low-power variable-gain front-end amplifier in a 0.25μm CMOS technology
    Rivetti, A
    2002 IEEE NUCLEAR SCIENCE SYMPOSIUM, CONFERENCE RECORD, VOLS 1-3, 2003, : 308 - 311
  • [32] Current-mode design techniques in low-voltage 24-GHz RF CMOS receiver front-end
    Chung-Yu Wu
    Wen-Chieh Wang
    Fadi R. Shahroury
    Zue-Der Huang
    Hao-Jie Zhan
    Analog Integrated Circuits and Signal Processing, 2009, 58 : 183 - 195
  • [33] Current-mode design techniques in low-voltage 24-GHz RF CMOS receiver front-end
    Wu, Chung-Yu
    Wang, Wen-Chieh
    Shahroury, Fadi R.
    Huang, Zue-Der
    Zhan, Hao-Jie
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 58 (03) : 183 - 195
  • [34] A 79μW 0.24mm2 8-channel Neural Signal Recording Front-End Integrated Circuit
    Rehman, Sami Ur
    Kamboh, Awais M.
    Yang, Yuning
    2017 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS (AE), 2017, : 183 - 186
  • [35] A Low-Power CMOS Front-End for Photoplethysmographic Signal Acquisition With Robust DC Photocurrent Rejection
    Wong, Alex K. Y.
    Pun, Kong-Pang
    Zhang, Yuan-Ting
    Leung, Ka Nang
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2008, 2 (04) : 280 - 288
  • [36] An Ultra Low-power Low-noise Neural Recording Analog Front-end IC for Implantable Devices
    Kim, Hyung Seok
    Cha, Hyouk-Kyu
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2018, 18 (04) : 454 - 460
  • [37] A CMOS Micro-power and Area Efficient Neural Recording and Stimulation Front-End for Biomedical Applications
    Sami Ur Rehman
    Awais Mehmood Kamboh
    Circuits, Systems, and Signal Processing, 2015, 34 : 1725 - 1746
  • [38] A CMOS Micro-power and Area Efficient Neural Recording and Stimulation Front-End for Biomedical Applications
    Rehman, Sami Ur
    Kamboh, Awais Mehmood
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2015, 34 (06) : 1725 - 1746
  • [39] A Low-Power Area-Efficient Compressive Sensing Approach for Multi-Channel Neural Recording
    Shoaran, Mahsa
    Lopez, Mariazel Maqueda
    Pasupureddi, Vijaya Sankara Rao
    Leblebici, Yusuf
    Schmid, Alexandre
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2191 - 2194
  • [40] A new current-mode sense amplifier for low-voltage low-power SRAM design
    Wang, JS
    Lee, HY
    ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 163 - 167