Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs

被引:0
|
作者
Ozdal, Muhammet Mustafa [1 ]
Hentschke, Renato Fernandes [2 ]
机构
[1] Intel Corp, Strateg CAD Labs, Hillsboro, OR 97124 USA
[2] Intel Corp, Core CAD Technol, Hillsboro, OR 97124 USA
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Design automation for analog and mixed signal designs has become more important, as analog and digital components are integrated on the same system-on-chips (SOCs). Exact route matching is an important constraint for analog and mixed signal designs with non-uniform metal stacks. In this paper, we propose a constrained-path based maze routing algorithm that can handle exact matching constraints for multiple nets. We also propose a scalable framework that utilizes the proposed maze routing algorithm for realistic problem sizes. Compared to the pattern routing algorithms proposed recently [8], our algorithms allow a more thorough exploration of the solution space by allowing bends to be inserted to avoid congested regions. The experimental study demonstrates that the proposed algorithm leads to significant reductions in congestion costs compared to the previous algorithm.
引用
收藏
页码:130 / 136
页数:7
相关论文
共 50 条
  • [41] Multi-Objective Optimization Algorithms for Automated Circuit Sizing of Analog/ Mixed-Signal Circuits
    Stanescu, Marius
    Visan, Catalin
    Sandu, Gabriel
    Cucu, Horia
    Diaconu, Cristian
    Buzo, Andi
    Pelz, Georg
    2021 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), 2021, : 117 - 120
  • [42] Analog/Mixed-Signal Circuit Synthesis Enabled by the Advancements of Circuit Architectures and Machine Learning Algorithms
    Su, Shiyu
    Zhang, Qiaochu
    Hassanpourghadi, Mohsen
    Liu, Juzheng
    Rasul, Rezwan A.
    Chen, Mike Shuo-Wei
    27TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2022, 2022, : 100 - 107
  • [43] Self-Learning and Transfer across Topologies of Constraints for Analog / Mixed-Signal Circuit Layout Synthesis
    Chen, Kaichang
    Gielen, Georges G. E.
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [44] Plenary Lecture I Trends and challenges in RF-analog and mixed-mode signal designs for wireless applications
    El Oualkadi, Ahmed
    RECENT ADVANCES IN SYSTEMS ENGINEERING AND APPLIED MATHEMATICS, 2008, : 9 - 10
  • [45] STARC: Crafting Low-Power Mixed-Signal Neuromorphic Processors by Bridging SNN Frameworks and Analog Designs
    Han, Kyuseung
    Oh, Kwang-Il
    Lee, Sukho
    Jang, Hyeonguk
    Lee, Jae-Jin
    Kwak, Hyunseok
    Lee, Woojoo
    PROCEEDINGS OF THE 29TH ACM/IEEE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, ISLPED 2024, 2024,
  • [46] Variability-Aware Parametric Yield Estimation for Analog/Mixed-Signal Circuits: Concepts, Algorithms, and Challenges
    Gong, Fang
    Yu, Hao
    Shi, Yiyu
    He, Lei
    IEEE DESIGN & TEST, 2014, 31 (04) : 6 - 15
  • [47] Variable neighborhood search algorithms for the vehicle routing problem with two-dimensional loading constraints and mixed linehauls and backhauls
    Pinto, Telmo
    Alves, Claudio
    de Carvalho, Jose Valerio
    INTERNATIONAL TRANSACTIONS IN OPERATIONAL RESEARCH, 2020, 27 (01) : 549 - 572
  • [48] Automatic Surrogate Model Generation and Debugging of Analog/Mixed-Signal Designs Via Collaborative Stimulus Generation and Machine Learning
    Lei, Jun Yang
    Chatterjee, Abhijit
    2021 26TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2021, : 140 - 145
  • [49] Modeling and simulation of mixed-signal electronic designs - Enabling analog and discrete subsystems to be represented uniformly within a single framework
    Ghosh, Sumit
    Giambiasi, Norbert
    IEEE CIRCUITS & DEVICES, 2006, 22 (06): : 47 - 52
  • [50] NTUplace4dr: A Detailed-Routing-Driven Placer for Mixed-Size Circuit Designs With Technology and Region Constraints
    Huang, Chau-Chin
    Lee, Hsin-Ying
    Lin, Bo-Qiao
    Yang, Sheng-Wei
    Chang, Chin-Hao
    Chen, Szu-To
    Chang, Yao-Wen
    Chen, Tung-Chieh
    Bustany, Ismail
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (03) : 669 - 681