Performance evaluation of the fixed sequential prefetching on a bus-based multiprocessor: Preliminary results

被引：0
|
作者：
Ordonez, EDM [1 ]
Kofuji, ST [1 ]
机构：
[1] UNIV SAO PAULO,INTEGRATED SYST LAB,DEPT ELECTR ENGN,BR-05508900 SAO PAULO,BRAZIL
来源：
SECOND INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS (I-SPAN '96), PROCEEDINGS | 1996年
关键词：
prefetching techniques; fixed sequential prefetching; extensions OBL policy; shared-memory systems; petri nets;
D O I：
10.1109/ISPAN.1996.509030
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：487 / 493
页数：7
相关论文
共 50 条
  • [21] Performance analysis of the BusNet protocol for backplane bus-based interprocessor communication
    Sung, MY
    Chang, NY
    Cho, JS
    Shin, HS
    PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 2000, : 231 - 236
  • [22] Prediction of parallel algorithms performance on bus-based networks using PVM
    Roda, J
    Rodriguez, C
    Almeida, F
    Morales, D
    PROCEEDINGS OF THE SIXTH EUROMICRO WORKSHOP ON PARALLEL AND DISTRIBUTED PROCESSING - PDP '98, 1998, : 57 - 63
  • [23] PERFORMANCE ANALYSIS OF A CSMA/CD BUS BASED MULTIPROCESSOR SYSTEM
    LAGEMAN, JA
    PENCE, JA
    1989 IEEE MILITARY COMMUNICATIONS CONFERENCE, VOLS 1-3: BRIDGING THE GAP : INTEROPERABILITY, SURVIVABILITY, SECURITY, 1989, : 799 - 805
  • [24] Performance Analysis for Bus-Based Content Downloading Under Rayleigh Fading Channel
    Wang, Zhe
    Zhong, Zhangdui
    Ni, Minming
    Hu, Miao
    Wang, Qi
    2016 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM, 2016, : 1691 - 1692
  • [25] Performance analysis for bus-based content downloading under Rayleigh fading channel
    1691, Institute of Electrical and Electronics Engineers Inc.
  • [26] Memory-Aware Task Scheduling with Communication Overhead Minimization for Streaming Applications on Bus-Based Multiprocessor System-on-Chips
    Wang, Yi
    Shao, Zili
    Chan, Henry C. B.
    Liu, Duo
    Guan, Yong
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2014, 25 (07) : 1797 - 1807
  • [27] An efficient performance estimation method for configurable multi-layer bus-based SoC
    Sombatsiri, Salita
    Takeuchi, Yoshinori
    Imai, Masaharu
    IPSJ Transactions on System LSI Design Methodology, 2015, 8 : 26 - 37
  • [28] Performance analysis of bus-based interconnects for a run-time reconfigurable co-processor platform
    Albrecht, Carsten
    Ross, Philipp
    Koch, Roman
    Pionteck, Thilo
    Maehle, Erik
    PROCEEDINGS OF THE 16TH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, 2008, : 200 - 205
  • [29] Evaluation of hardware-based stride and sequential prefetching in shared-memory multiprocessors
    Dahlgren, F
    Stenstrom, P
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1996, 7 (04) : 385 - 398
  • [30] Data-reuse-driven energy-aware cosynthesis of scratch pad memory and hierarchical bus-based communication architecture for multiprocessor streaming applications
    Issenin, Ilya
    Brockmeyer, Erik
    Durinck, Bart
    Dutt, Nikil D.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (08) : 1439 - 1452
12345