A Comparative Study of CMOS and Carbon Nanotube Field Effect Transistor Based Inverter at 32 nm Technology Node

被引:0
|
作者
Saha, P. [1 ]
Jain, A. [1 ]
Sarkar, S. K. [1 ]
机构
[1] Jadavpur Univ, Dept Elect & Telecommun Engn, Kolkata 700032, India
关键词
CMOS; Carbon nanotube field effect transistor; Inverter; Noise margin; Power dissipation; Delay;
D O I
暂无
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Carbon tanotabe field- effecttransistor is-emerging-as newipromising,device for futp.re nanotechnology solutions, Ittitilizes semiconducting I, carbon nanottibe as its channel whose quasi 1-D structure provides high mobility for near ballistic transport and better electrostatic control. In thisTaper we have designed:a basic inverter circtit -Using carbon.natiOtubefield effect transistor. The key perforthances of I inverter such as noise margin, average power and delay time are analyzed and compared with CMOS inverter. Both the inverters am ' Siintilated indISPICE platforni. The sitnidated restilts of carbbn natiotube Belci effect transistor iriVetter shoWs improved performance in terms of noise,margin, power and delay time than CMOS inverter.
引用
收藏
页码:S424 / S426
页数:3
相关论文
共 50 条
  • [31] A Comparative Numerical Study of Junctionless and p-i-n Tunneling Carbon Nanotube Field Effect Transistor
    Abadi, Rouzbeh Molaei Imen
    Ziabari, Seyed Ali Sedigh
    JOURNAL OF NANO RESEARCH, 2017, 45 : 55 - 75
  • [32] Exotic carbon nanotube based field effect transistor for the selective detection of sucrose
    Lee, Myeongsoon
    Kim, Don
    MATERIALS LETTERS, 2020, 268
  • [33] Performance Analysis of Carbon Nanotube Field Effect Transistor based Digital Circuits
    Newaz, Shah
    Uddin, S. M. Nizam
    Neon, Md. Khairul Hasan
    Haque, Mohammad Imtiazul
    2018 3RD INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2018,
  • [34] A Computational Study of a Heterostructure Tunneling Carbon Nanotube Field-Effect Transistor
    Tahaei, Seyyedeh Hoda
    Ghoreishi, Seyed Saleh
    Yousefi, Reza
    Aderang, Habib
    JOURNAL OF ELECTRONIC MATERIALS, 2019, 48 (11) : 7048 - 7054
  • [35] A Computational Study of a Heterostructure Tunneling Carbon Nanotube Field-Effect Transistor
    Seyyedeh Hoda Tahaei
    Seyed Saleh Ghoreishi
    Reza Yousefi
    Habib Aderang
    Journal of Electronic Materials, 2019, 48 : 7048 - 7054
  • [36] NUMERICAL STUDY OF OHMIC-SCHOTTKY CARBON NANOTUBE FIELD EFFECT TRANSISTOR
    Yousefi, Reza
    Ghoreyshi, Seyed Saleh
    MODERN PHYSICS LETTERS B, 2012, 26 (15):
  • [37] Design-Technology Interaction for Post-32 nm Node CMOS Technologies
    Shahidi, Ghavam G.
    2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, : 143 - 144
  • [38] Demonstration of a high performance 40-nm-gate carbon nanotube field-effect transistor
    IBM T. J. Watson Research Center, Yorktown Heights, NY 10598
    不详
    IEEE Electron Devices Society, 1600, 113-114 (2005):
  • [39] Optimal solution in producing 32-nm CMOS technology transistor with desired leakage current
    Elgomati, H. A.
    Ahmad, I.
    Salehuddin, F.
    Hamid, F. A.
    Zaharim, A.
    Majlis, B. Y.
    Apte, P. R.
    SEMICONDUCTOR PHYSICS QUANTUM ELECTRONICS & OPTOELECTRONICS, 2011, 14 (02) : 145 - 151
  • [40] Comprehensive Study of S/D Engineering for 32 nm node CMOS in Direct Silicon Bonded (DSB) Technology
    Yasutake, N.
    Nomachi, A.
    Itokawa, H.
    Morooka, T.
    Zhang, L.
    Fukushima, T.
    Harakawa, H.
    Mizushima, I.
    Azuma, A.
    Toyosihma, Y.
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 330 - +