Logical Representation of Maintenance Procedures for Verification and Analysis

被引:0
|
作者
Reed, Sean [1 ]
Lofstrand, Magnus [2 ]
机构
[1] Univ Nottingham, Ctr Risk & Reliabil Engn, Nottingham, England
[2] Umea Univ, Dept Comp Sci, Umea, Sweden
关键词
maintenance modelling; multi-valued logic; Petri nets;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper describes a methodology using Petri nets, multi-valued logic and simulation to validate the correctness and measure the performance of maintenance procedure designs. A maintenance procedure design specifies a sequence of tasks for diagnosing faults, restoring availability or extending the time to failure for a particular hardware system. These procedures can be complex if they feature multiple possible task outcomes, concurrent task execution and application to multi-component multi-state hardware systems. The modelling language provides a means of testing the design of such procedures to ensure they are completely specified and optimised for efficient performance in terms of achieving desired outcomes, completion time, resource usage and safety.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] Verification of plans and procedures
    Brat, G.
    Gheorghiu, M.
    Giannakopoulou, D.
    Pasareanu, C.
    2008 IEEE AEROSPACE CONFERENCE, VOLS 1-9, 2008, : 3332 - 3339
  • [42] PROCEDURES FOR AUTOMATED SYNTHESIS OF LOGICAL NETWORKS
    CARROLL, CC
    MOTT, H
    IEEE TRANSACTIONS ON EDUCATION, 1967, 10 (02) : 77 - 81
  • [43] Models of recognition procedures with logical correctors
    Djukova E.V.
    Prokofjev P.A.
    Pattern Recogn. Image Anal., 2013, 2 (184-193): : 184 - 193
  • [44] Field Verification of Simplified Analysis Procedures for Segmental Concrete Bridges
    Maguire, Marc
    Moen, Cristopher D.
    Roberts-Wollmann, Carin
    Cousins, Tommy
    JOURNAL OF STRUCTURAL ENGINEERING, 2015, 141 (01)
  • [45] Quality Assessment of Verification Methodologies and Verification Procedures
    Yurov, L. V.
    MEASUREMENT TECHNIQUES, 2015, 58 (01) : 38 - 45
  • [46] Quality Assessment of Verification Methodologies and Verification Procedures
    L. V. Yurov
    Measurement Techniques, 2015, 58 : 38 - 45
  • [48] ON LOGICAL REPRESENTATION AND ITS CONSEQUENCES - THE (ONTO) LOGICAL MASTER PREMISE IN PHILOSOPHY
    BARTH, EM
    COMMUNICATION AND COGNITION, 1989, 22 (3-4): : 337 - 356
  • [49] Are there preferences for the graphical representation of logical relations?
    Runde, A
    Bromme, R
    Stahl, E
    ZEITSCHRIFT FUR PADAGOGISCHE PSYCHOLOGIE, 2003, 17 (02): : 103 - 114
  • [50] VORTEX REPRESENTATION FOR VERIFICATION
    WILLIAMSON, DL
    BULLETIN OF THE AMERICAN METEOROLOGICAL SOCIETY, 1979, 60 (05) : 606 - 606