A 65nm low power CMOS platform with 0.495μm2 SRAM for digital processing and mobile applications

被引：0

作者：

Utsumi, K ^{[1
]}

Morifuji, E ^{[1
]}

Kanda, M ^{[1
]}

Aota, S ^{[1
]}

Yoshida, T ^{[1
]}

Honda, K ^{[1
]}

Matsubara, Y ^{[1
]}

Yamada, S ^{[1
]}

Matsuoka, F ^{[1
]}

机构：

[1] Semicond Co, Toshiba Corp, Syst LSI Div, Yokohama, Kanagawa 2358582, Japan

来源：

2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a 65nm CMOS platform featuring low power transistors and high density SRAM(CMOS5L) is reported. It offers wide range of Vth lineup and very low gate leakage as 0.06A/cm(2) by optimization of halo implantation and gate oxidation process. Pulse nitridation is applied to suppress Vth variations. Obtained characteristics of MOSFET places top class among devices reported. High density SRAM for CMOS5L with the cell size of 0.495 mu m(2) is developed. We demonstrate highly stable operation by 7Mb CMOS5L SRAM array. This SRAM has low power property less than 100 mu W.

引用

页码：216 / 217

页数：2

共 50 条

[1] Low cost 65nm CMOS platform for Low Power & General Purpose applications
Arnaud, F
Duriez, B
Tavel, B
Pain, L
Todeschini, J
Jurdit, M
Laplanche, Y
Boeuf, F
Salvetti, F
Lenoble, D
Reynard, JP
Wacquant, F
Morin, P
Emonet, N
Barge, D
Bidaud, M
Ceccarelli, D
Vannier, P
Loquet, Y
Leninger, H
Judong, F
Perrot, C
Guilmeau, I
Palla, R
Beverina, A
DeJonghe, V
Broekaart, M
Vachellerie, V
Bianchi, RA
Borot, B
Devoivre, T
Bicaïs, N
Roy, D
Denais, M
Rochereau, K
Difrenza, R
Planes, N
Brut, H
Vishnobulta, L
Reber, D
Stolk, P
Woo, M
2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 10 - 11
[2] 65nm CMOS technology for low power applications
Steegen, A
Mo, R
Sun, RMMC
Eller, M
Leake, G
Vietzke, D
Tilke, A
Guarin, F
Fischer, A
Pompl, T
Massey, G
Vayshenker, A
Tan, WL
Ebert, A
Lin, W
Gao, W
Lian, J
Kim, JP
Wrschka, P
Yang, JH
Ajmera, A
Knoefler, R
Teh, YW
Jamin, F
Park, JE
Hooper, K
Griffin, C
Nguyen, P
Klee, V
Ku, V
Baiocco, C
Johnson, G
Tai, L
Benedict, J
Scheer, S
Zhuang, H
Ramanchandran, V
Matusiewicz, G
Lin, YH
Siew, YK
Zhang, F
Leong, LS
Liewl, SL
Park, KC
Lee, KW
Hong, DH
Choi, SM
Kaltalioglu, E
Kim, SO
Naujok, M
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 69 - 72
[3] A 65nm Embedded Low Power SRAM Compiler
Wu, Sheng
Zheng, Xiang
Gao, Zhiqiang
He, Xiangqing
PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 123 - 124
[4] A 65 nm cmos technology for mobile and digital signal processing applications
Chatterjee, A
Yoon, J
Zhao, S
Tang, S
Sadra, K
Crank, S
Mogul, H
Aggarwal, R
Chatterjee, B
Lytle, S
Lin, CT
Lee, KD
Kim, J
Hong, QZ
Kim, T
Olsen, L
Quevedo-Lopez, M
Kirmse, K
Zhang, G
Meek, C
Aldrich, D
Mair, H
Mehrotra, M
Adam, L
Mosher, D
Yang, JY
Crenshaw, D
Williams, B
Jacobs, J
Jain, M
Rosal, J
Houston, T
Wu, J
Nagaraj, NS
Scott, D
Ashburn, S
Tsao, A
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 665 - 668
[5] Intel makes 0.57μm2 SRAM cell using 65nm logic
不详
SOLID STATE TECHNOLOGY, 2004, 47 (02) : 20 - 20
[6] A Low Power Temperature Sensor for IOT Applications in CMOS 65nm Technology
Garulli, Nicola
Boni, Andrea
Caselli, Michele
Magnanini, Alessandro
Tonelli, Matteo
2017 IEEE 7TH INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - BERLIN (ICCE-BERLIN), 2017, : 92 - 96
[7] Gate stack optimization for 65nm CMOS low power and high performance platform
Duriez, B
Tavel, B
Boeuf, F
Basso, MT
Laplanche, Y
Ortolland, C
Reber, D
Wacquant, F
Morin, P
Leonoble, D
Palla, R
Bidaud, M
Barge, D
Dachs, C
Brut, H
Roy, D
Marin, M
Payet, F
Cagnat, N
Difrenza, R
Rochereau, K
Denais, M
Stolk, P
Woo, M
Arnaud, F
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 847 - 850
[8] Design of Low Power P-Gated Schmitt Trigger SRAM in 65nm CMOS Technology
Madelo, Dinah Pearl
Tayros, Angeline
Sabarillo, Rochelle
Lowaton, Allenn
Hora, Jefferson
2018 INTERNATIONAL CONFERENCE ON CONTROL, ELECTRONICS, RENEWABLE ENERGY AND COMMUNICATIONS (ICCEREC), 2018, : 189 - 194
[9] Soft error immune 0.46μm2 SRAM cell with MIM node capacitor by 65nm CMOS technology for ultra high speed SRAM
Jung, SM
Lim, H
Cho, W
Cho, H
Hong, H
Jeong, J
Jung, S
Park, H
Son, B
Jang, Y
Kim, K
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 289 - 292
[10] Transistor optimization for leakage power management in a 65nm CMOS technology for wireless and mobile applications
Zhao, S
Chatterjee, A
Tang, S
Yoon, J
Crank, S
Bu, H
Houston, T
Sadra, K
Jain, A
Wang, Y
Redwine, D
Chen, Y
Siddiqui, S
Zhang, G
Laaksonen, T
Hall, C
Chang, S
Olsen, L
Riley, T
Meek, C
Hossain, I
Rosal, J
Tsao, A
Wu, J
Scott, D
2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 14 - 15

← 1 2 3 4 5 →