Design of an Area-Efficient and Low-Power NoC Architecture Using a Hybrid Network Topology

被引:3
|
作者
Kim, Woo Joo [1 ]
Hwang, Sun Young [1 ]
机构
[1] Sogang Univ, Dept Elect Engn, Seoul 100611, South Korea
关键词
network on chip; hybrid network topology; low-power algorithm; job distribution;
D O I
10.1093/ietfec/e91-a.11.3297
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a novel hybrid NoC structure and a dynamic job distribution algorithm which can reduce system area and power consumption by reducing packet drop rate for various multimedia applications. The proposed NoC adopts different network structures between sub-clusters. Network structure is determined by profiling application program so that packet drop rate can be minimized. The proposed job distribution algorithm assigns every job to the sub-cluster where packet drop rate can be minimized for each multimedia application program. The proposed scheme targets multimedia applications frequently used in modern embedded systems, such as MPEG4 and MP3 decoders, GPS positioning systems, and OFDM demodulators. Experimental results show that packet drop rate was reduced by 31.6% on the average, when compared to complex network structure topologies consisting of sub-clusters of same topology. Chip area and power consumption were reduced by 16.0% and 34.0%, respectively.
引用
收藏
页码:3297 / 3303
页数:7
相关论文
共 50 条
  • [1] An area-efficient low-power SCM topology for high performance network-on Chip (NoC) architecture using an optimized routing design
    Poovendran, R.
    Sumathi, S.
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2019, 31 (14):
  • [2] Design of an Area-Efficient and Low-Power Hierarchical NoC Architecture Based on Circuit Switching
    Kim, Woo Joo
    Lee, Sung Hee
    Hwang, Sun Young
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (03) : 890 - 899
  • [3] 3D floorplanning of low-power and area-efficient Network-on-Chip architecture
    Xue, Licheng
    Shi, Feng
    Ji, Weixing
    Khan, Haroon-Ur-Rashid
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (05) : 484 - 495
  • [4] Adaptive Inter-router Links for Low-Power, Area-Efficient and Reliable Network-on-Chip (NoC) Architecturesacc
    Kodi, Avinash Karanth
    Sarathy, Ashwini
    Louri, Ahmed
    Wang, Janet
    [J]. PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 1 - +
  • [6] Low-Power and Area-Efficient Carry Select Adder
    Ramkumar, B.
    Kittur, Harish M.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (02) : 371 - 375
  • [7] Low-Power and Area-Efficient Parallel Multiplier Design Using Two-Dimensional Bypassing
    Kumar, Pankaj
    Sharma, Rajender Kumar
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (02)
  • [8] Design of high-speed, low-power, and area-efficient FIR filters
    Liacha, Ahmed
    Oudjida, Abdelkrim K.
    Ferguene, Farid
    Bakiri, Mohammed
    Berrandjia, Mohamed L.
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2018, 12 (01) : 1 - 11
  • [9] Ultra Low-Power, Area-Efficient Multiplier Based on Shift-and-Add Architecture
    Javanmardi, Karwan
    Amini, Abdollah
    Cabrini, Alessandro
    [J]. 2022 29TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2022), 2022, : 120 - 123
  • [10] Design and Implementation of Area-Efficient and Low-Power Configurable Booth-Multiplier
    Shrestha, Rahul
    Rastogim, Utkarsh
    [J]. 2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 599 - 600