共 50 条
- [1] An area-efficient low-power SCM topology for high performance network-on Chip (NoC) architecture using an optimized routing design [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2019, 31 (14):
- [4] Adaptive Inter-router Links for Low-Power, Area-Efficient and Reliable Network-on-Chip (NoC) Architecturesacc [J]. PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 1 - +
- [9] Ultra Low-Power, Area-Efficient Multiplier Based on Shift-and-Add Architecture [J]. 2022 29TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2022), 2022, : 120 - 123
- [10] Design and Implementation of Area-Efficient and Low-Power Configurable Booth-Multiplier [J]. 2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 599 - 600