On the computational synthesis of CMOS voltage followers

被引:12
|
作者
Tlelo-Cuautle, E [1 ]
Torres-Muñoz, D
Torres-Papaqui, L
机构
[1] INAOE MEXICO, Dept Elect, Integrated Circuit Desing Grp, Puebla 72000, Mexico
[2] INAOE, CONACyT, Puebla 72000, Mexico
关键词
CAD; analog synthesis; voltage follower; nullator; norator; biasing and sizing; MOSFET;
D O I
10.1093/ietfec/e88-a.12.3479
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A systematic method is introduced to the computational synthesis of CMOS voltage followers (VFs). The method is divided in three steps: generation of the small-signal circuitry by selection of nullators to model the behavior of a VF, and addition of norators to form nullator-norator joined-pairs; generation of the bias circuitry by addition of ideal biases according to the properties of nullators and norators; and synthesis of the joined-pairs by MOSFETs, and of the current-biases by CMOS current mirrors. It is shown that the proposed synthesis method has the capability to generate already known and new CMOS VF topologies.
引用
收藏
页码:3479 / 3484
页数:6
相关论文
共 50 条
  • [1] 0.35 μm CMOS voltage references using threshold voltage extractors and offset voltage followers
    Popa, Cosmin
    OPTIM 2004: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON OPTIMIZATION OF ELECTRICAL AND ELECTRONIC EQUIPMENT, VOL 4: APPLIED ELECTRONICS, ELECTRICAL ENGINEERING EDUCATION, 2004, : 25 - 28
  • [2] Low-voltage CMOS analogue four quadrant multiplier based on flipped voltage followers
    Ramirez-Angulo, J
    Thoutam, S
    López-Martin, A
    Carvajal, RG
    ELECTRONICS LETTERS, 2003, 39 (25) : 1771 - 1772
  • [3] Low-voltage CMOS analog four quadrant multiplier based on flipped voltage followers
    Ramirez-Angulo, J
    Thoutam, S
    López-Martin, A
    Carvajal, RG
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 681 - 684
  • [4] New improved CMOS class AB buffers based on differential flipped voltage followers
    Ramirez-Angulo, Jaime
    Gupta, Sheetal
    Carvajal, Ramon G.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3914 - +
  • [5] Synthesis of Voltage Followers and design of switched current memory cells
    Fakhfakh, Mourad
    Masmoudi, Siwar
    Loulou, Mourad
    Tlelo-Cuautle, Esteban
    2007 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 345 - +
  • [6] Low-voltage CMOS analog computational circuits
    Schaffer, V
    Holman, WT
    42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 271 - 274
  • [7] Synthesis of ARC-filters on voltage-current followers
    Dostal, T
    IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII RADIOELEKTRONIKA, 2001, 44 (1-2): : A29 - A36
  • [8] Synthesis of switched capacitor inductance simulation circuit using voltage followers
    Ono, Toshio
    Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi), 1992, 75 (03): : 66 - 75
  • [9] A high-swing, high-speed CMOS WTA using differential flipped voltage followers
    Ramirez-Angulo, Jaime
    Molinar-Solis, Jesus Ezequiel
    Gupta, Sheetal
    Carvajal, Ramon G.
    Lopez-Martin, Antonio J.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (08) : 668 - 672
  • [10] Synthesis of analog circuits using only voltage and current followers as active elements
    Senani, Raj
    Bhaskar, D.R.
    Singh, A.K.
    Sharma, R.K.
    Lecture Notes in Electrical Engineering, 2013, 233 : 289 - 315