共 50 条
- [2] A Power-Efficient Architecture for On-Chip Reservoir Computing ARTIFICIAL NEURAL NETWORKS AND MACHINE LEARNING - ICANN 2019: WORKSHOP AND SPECIAL SESSIONS, 2019, 11731 : 161 - 164
- [4] Power-Efficient Calibration and Reconfiguration for On-Chip Optical Communication DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1501 - 1506
- [5] Power-Efficient Partially-Adaptive Routing in On-chip Mesh Networks 2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 65 - 66
- [6] DimNoC: A Dim Silicon Approach towards Power-Efficient On-Chip Network 2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
- [7] Ultra-Fast On-Chip Load-Current Adaptive Linear Regulator for Switch Mode Power Supply Load Transient Enhancement 2013 TWENTY-EIGHTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2013), 2013, : 1366 - 1369
- [10] A fully on-chip area-efficient CMOS low-dropout regulator with fast load regulation Analog Integrated Circuits and Signal Processing, 2012, 72 : 433 - 450