A Power-Efficient On-Chip Linear Regulator Assisted by Switched Capacitors for Fast Transient Regulation

被引:0
|
作者
Lai, Suming [1 ]
Li, Peng [1 ]
机构
[1] Texas A&M Univ, College Stn, TX 77843 USA
关键词
On-chip regulator; power efficient; fast transient response;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an output-capacitorless low-dropout voltage regulator designed in a commercial 90nm CMOS technology for low-voltage applications. The power efficiency of the regulator is enhanced by significantly reducing its dropout voltage and quiescent current consumption. The resultant degradation of its transient regulation performance is compensated by a novel auxiliary circuit using switched-capacitor technique. The regulator operates under 1 V supply voltage with a 0.9V output and delivers a maximum DC current of 100mA. The power efficiency under the full-load condition is about 90% and under the light-load condition (1mA load current) it maintains above 86%. For transient performance, when a 100mA load current step with 5ns rise/fall time is applied, the output voltage droop and overshoot are both within 10% of the steady-state value, while it would exceed 40% without the auxiliary circuit. Monte Carlo and temperature-sweep simulation results show that the LDO is robust to process and temperature variations and device mismatches.
引用
收藏
页码:682 / 688
页数:7
相关论文
共 50 条
  • [1] ON-CHIP POWER-EFFICIENT CURRENT FLATTENING CIRCUIT
    Vahedi, Haleh
    Gregori, Stefano
    Muresan, Radu
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2009, 18 (03) : 565 - 579
  • [2] A Power-Efficient Architecture for On-Chip Reservoir Computing
    Sackesyn, Stijn
    Ma, Chonghuai
    Katumba, Andrew
    Dambre, Joni
    Bienstman, Peter
    ARTIFICIAL NEURAL NETWORKS AND MACHINE LEARNING - ICANN 2019: WORKSHOP AND SPECIAL SESSIONS, 2019, 11731 : 161 - 164
  • [3] A Fully On-Chip Digitally Assisted LDO Regulator With Improved Regulation and Transient Responses
    Li, Han
    Zhan, Chenchang
    Zhang, Ning
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (11) : 4027 - 4034
  • [4] Power-Efficient Calibration and Reconfiguration for On-Chip Optical Communication
    Zheng, Yan
    Lisherness, Peter
    Gao, Ming
    Bovington, Jock
    Yang, Shiyuan
    Cheng, Kwang-Ting
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1501 - 1506
  • [5] Power-Efficient Partially-Adaptive Routing in On-chip Mesh Networks
    Jalili, M.
    Bourgeois, J.
    Sarbazi-Azad, H.
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 65 - 66
  • [6] DimNoC: A Dim Silicon Approach towards Power-Efficient On-Chip Network
    Zhan, Jia
    Ouyang, Jin
    Ge, Fen
    Zhao, Jishen
    Xie, Yuan
    2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [7] Ultra-Fast On-Chip Load-Current Adaptive Linear Regulator for Switch Mode Power Supply Load Transient Enhancement
    Wang, Yikai
    Ma, Dongsheng
    2013 TWENTY-EIGHTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2013), 2013, : 1366 - 1369
  • [8] Optical Multilevel Signaling for High Bandwidth and Power-Efficient On-Chip Interconnects
    Kao, Tzyy-Juin
    Louri, Ahmed
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2015, 27 (19) : 2051 - 2054
  • [9] A fully on-chip area-efficient CMOS low-dropout regulator with fast load regulation
    Lai, Suming
    Li, Peng
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 72 (02) : 433 - 450
  • [10] A fully on-chip area-efficient CMOS low-dropout regulator with fast load regulation
    Suming Lai
    Peng Li
    Analog Integrated Circuits and Signal Processing, 2012, 72 : 433 - 450