Synthesis of quaternary reversible/quantum comparators

被引:22
|
作者
Khan, Mozammel H. A. [1 ]
机构
[1] East West Univ, Dept Comp Sci & Engn, Dhaka 1212, Bangladesh
关键词
Multiple-valued logic; Quaternary comparators; Quaternary logic; Quantum logic; Reversible logic;
D O I
10.1016/j.sysarc.2008.04.006
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multiple-valued quantum circuits are promising choices for future quantum computing technology, since they have several advantages over binary quantum circuits. Quaternary logic has the advantage that classical binary functions can be very easily represented as quaternary functions by grouping two bits together into quaternary values. Grover's quantum search algorithm requires a sub-circuit called oracle, which takes a set of inputs and gives an output stating whether a given search condition is satisfied or not. Equality, less-than, and greater-than comparisons are widely used as search conditions. In this paper, we show synthesis of quaternary equality, less-than, and greater-than comparators on the top of ion-trap realizable 1-qudit gates and 2-qudit Muthukrishnan-Stroud gates. (C) 2008 Elsevier B.V. All rights reserved.
引用
收藏
页码:977 / 982
页数:6
相关论文
共 50 条
  • [1] GF(4) based synthesis of quaternary Reversible/Quantum logic circuits
    Khan, Mozammel H. A.
    Perkowski, Marek A.
    JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2007, 13 (4-6) : 583 - 603
  • [2] Designing Novel Quaternary Quantum Reversible Subtractor Circuits
    Haghparast, Majid
    Monfared, Asma Taheri
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2018, 57 (01) : 226 - 237
  • [3] Designing Novel Quaternary Quantum Reversible Subtractor Circuits
    Majid Haghparast
    Asma Taheri Monfared
    International Journal of Theoretical Physics, 2018, 57 : 226 - 237
  • [4] Synthesis of Balanced Quaternary Reversible Logic Circuit
    Meena, Jitesh Kumar
    Jain, Sushil Chandra
    Gupta, Hitesh
    Gupta, Shubham
    2015 INTERNATIONAL CONFERENCED ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2015), 2015,
  • [5] Automatic synthesis of quaternary quantum circuits
    Khan, Mozammel H. A.
    Thapliyal, Himanshu
    Munoz-Coreas, Edgard
    JOURNAL OF SUPERCOMPUTING, 2017, 73 (05): : 1733 - 1759
  • [6] Automatic synthesis of quaternary quantum circuits
    Mozammel H. A. Khan
    Himanshu Thapliyal
    Edgard Munoz-Coreas
    The Journal of Supercomputing, 2017, 73 : 1733 - 1759
  • [7] Design of Priority Encoding based Reversible Comparators
    Nagamani, A. N.
    Manu, S.
    Agrawal, Vinod Kumar
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 756 - 759
  • [8] AN OPTIMIZED DESIGN OF REVERSIBLE MAGNITUDE AND SIGNED COMPARATORS
    Nagamani, A. N.
    Rengarajan, Desik
    Agrawal, Vinod K.
    2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 108 - 111
  • [9] Hierarchical Synthesis of Quantum and Reversible Architectures
    Archimedes Pavlidis
    Dimitris Gizopoulos
    International Journal of Parallel Programming, 2016, 44 : 1028 - 1053
  • [10] Hierarchical Synthesis of Quantum and Reversible Architectures
    Pavlidis, Archimedes
    Gizopoulos, Dimitris
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2016, 44 (05) : 1028 - 1053