共 50 条
- [2] Development of component-level thermal models of a Ceramic Pin Grid Array [J]. ITHERM '98: SIXTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 1998, : 512 - 519
- [4] FIGURES OF MERIT FOR SMT AND PIN-GRID-ARRAY ASIC PACKAGES [J]. PROCEEDINGS OF THE TECHNICAL CONFERENCE : NINTH ANNUAL INTERNATIONAL ELECTRONICS PACKAGING CONFERENCE, VOLS 1 AND 2, 1989, : 444 - 453
- [5] Power fidelity performance & thermal management of wirebond pin grid array packages [J]. 1996 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1996, 2920 : 365 - 370
- [6] INDUCTANCE CALCULATION AND OPTIMAL PIN ASSIGNMENT FOR THE DESIGN OF PIN-GRID-ARRAY AND CHIP CARRIER PACKAGES [J]. IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1990, 13 (01): : 147 - 153
- [7] Mechanical strength of glass ceramic substrates in land grid array packages [J]. 2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 786 - 791
- [8] OPTICAL INSPECTION OF PIN ALIGNMENT IN PIN GRID PACKAGES [J]. PROCEEDING OF THE TECHNICAL PROGRAM OF NEPCON WEST 89, VOLS 1 AND 2, 1989, : 381 - 390
- [9] A ceramic pin grid array package with 370 I/O leads [J]. FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, PROCEEDINGS, 2003, : 115 - 116
- [10] Development of effective compact models for depopulated ball grid array packages [J]. PROCEEDINGS OF 3RD ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2000, : 131 - 137