Validation of numerical models of ceramic pin grid array packages

被引：1
|
作者：
OFlaherty, M
Cahill, C
Rodgers, K
Slattery, O
机构：
[1] Natl. Microlectron. Research Centre, University College, Lee Maltings, Cork, Prospect Row
来源：
MICROELECTRONICS JOURNAL | 1997年 / 28卷 / 03期
关键词：
D O I：
10.1016/S0026-2692(96)00027-4
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Thermal data for devices provided in manufacturers' data sheets are measured under idealized conditions and are not adequate to predict accurately junction temperature under other conditions. A validated model for the device, which can be employed in a variety of environments, is therefore required. This paper reports on the experimental and simulation work carried out to validate the thermal models for 180 and 224 pin cavity up ceramic pin grid array packages. The thermal test apparatus provides repeatable thermal resistance measurements and the known boundary conditions that are required for ease of simulation. (C) 1997 Elsevier Science Ltd.
引用
收藏
页码：229 / 238
页数：10
相关论文
共 50 条
  • [1] LOW-COST PIN GRID ARRAY PACKAGES
    BROWN, CH
    [J]. SOLID STATE TECHNOLOGY, 1985, 28 (05) : 239 - 241
  • [2] Development of component-level thermal models of a Ceramic Pin Grid Array
    Pashaie-Rad, S
    Hermanson, JC
    Rencis, JJ
    [J]. ITHERM '98: SIXTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 1998, : 512 - 519
  • [3] THE MIGRATION FAILURE MECHANISM ON PIN GRID ARRAY VLSI PACKAGES
    GJONE, R
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1983, 130 (08) : C318 - C318
  • [4] FIGURES OF MERIT FOR SMT AND PIN-GRID-ARRAY ASIC PACKAGES
    VENKATACHALAM, PN
    SHUTLER, WF
    [J]. PROCEEDINGS OF THE TECHNICAL CONFERENCE : NINTH ANNUAL INTERNATIONAL ELECTRONICS PACKAGING CONFERENCE, VOLS 1 AND 2, 1989, : 444 - 453
  • [5] Power fidelity performance & thermal management of wirebond pin grid array packages
    Dolbear, T
    Hashemi, H
    Herrell, D
    [J]. 1996 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1996, 2920 : 365 - 370
  • [6] INDUCTANCE CALCULATION AND OPTIMAL PIN ASSIGNMENT FOR THE DESIGN OF PIN-GRID-ARRAY AND CHIP CARRIER PACKAGES
    SHRIVASTAVA, UA
    BUI, BL
    [J]. IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1990, 13 (01): : 147 - 153
  • [7] Mechanical strength of glass ceramic substrates in land grid array packages
    Villani, A
    Martino, P
    [J]. 2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 786 - 791
  • [8] OPTICAL INSPECTION OF PIN ALIGNMENT IN PIN GRID PACKAGES
    ROOT, M
    CHERGOSKY, S
    [J]. PROCEEDING OF THE TECHNICAL PROGRAM OF NEPCON WEST 89, VOLS 1 AND 2, 1989, : 381 - 390
  • [9] A ceramic pin grid array package with 370 I/O leads
    Ji, CF
    Fu, HL
    Zheng, HY
    Liu, QM
    [J]. FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, PROCEEDINGS, 2003, : 115 - 116
  • [10] Development of effective compact models for depopulated ball grid array packages
    Loh, CV
    Toh, KC
    Pinjala, D
    Iyer, MK
    [J]. PROCEEDINGS OF 3RD ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2000, : 131 - 137
12345