A computational study on circuit size versus circuit depth

被引:6
|
作者
Lappas, G
Frank, RJ
Albrecht, AA
机构
[1] TEI Western Macedonia, Kastoria 52100, Greece
[2] Univ Hertfordshire, Sch Comp Sci, Hatfield AL10 9AB, Herts, England
关键词
machine learning; circuit complexity; simulated annealing;
D O I
10.1142/S0218213006002606
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
We investigate the circuit complexity of classification problems in a machine learning setting, i.e. we attempt to find some rule that allows us to calculate a priori the number of threshold gates that is sufficient to achieve a small error rate after training a circuit on sample data S-L. The particular threshold gates are computed by a combination of the classical perceptron algorithm with a specific type of stochastic local search. The circuit complexity is analysed for depth-two and depth-four threshold circuits, where we introduce a novel approach to compute depth-four circuits. For the problems from the UCI Machine Learning Repository we selected and investigated, we obtain approximately the same size of depth-two and depth-four circuits for the best classification rates on test samples, where the rates differ only marginally for the two types of circuits. Based on classical results from threshold circuit theory and our experimental observations on problems that are not linearly separable, we suggest an upper bound of 8. root 2(n)/n threshold gates as sufficient for a small error rate, where n := log vertical bar S-L vertical bar.
引用
收藏
页码:143 / 161
页数:19
相关论文
共 50 条
  • [31] The Minimum Oracle Circuit Size Problem
    Allender, Eric
    Holden, Dhiraj
    Kabanets, Valentine
    COMPUTATIONAL COMPLEXITY, 2017, 26 (02) : 469 - 496
  • [32] Toward integrated circuit size reduction
    Ahn, Hee-Ran
    Kim, Bumman
    IEEE MICROWAVE MAGAZINE, 2008, 9 (01) : 65 - 75
  • [33] HOW CIRCUIT SIZE AFFECTS PARALLELISM
    BAILEY, ML
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (02) : 208 - 215
  • [34] Fiber circuit shrinks board size
    Wallace, J
    LASER FOCUS WORLD, 2000, : 7 - 7
  • [35] The Minimum Oracle Circuit Size Problem
    Allender, Eric
    Holden, Dhiraj
    Kabanets, Valentine
    32ND INTERNATIONAL SYMPOSIUM ON THEORETICAL ASPECTS OF COMPUTER SCIENCE (STACS 2015), 2015, 30 : 21 - 33
  • [36] Discrete Logarithm and Minimum Circuit Size
    Rudow, M.
    INFORMATION PROCESSING LETTERS, 2017, 128 : 1 - 4
  • [37] Minimum ε-equivalent circuit size problem
    Prokopyev, OA
    Pardalos, PM
    JOURNAL OF COMBINATORIAL OPTIMIZATION, 2004, 8 (04) : 495 - 502
  • [38] The Minimum Oracle Circuit Size Problem
    Eric Allender
    Dhiraj Holden
    Valentine Kabanets
    computational complexity, 2017, 26 : 469 - 496
  • [39] Minimum ε-equivalent Circuit Size Problem
    Oleg A. Prokopyev
    Panos M. Pardalos
    Journal of Combinatorial Optimization, 2004, 8 : 495 - 502
  • [40] Fuzzy computational control for real Chua circuit
    Garms, Marco A.
    Andrade, Marco T. C.
    Caldas, Ibere L.
    CHAOS SOLITONS & FRACTALS, 2009, 39 (05) : 2169 - 2178