Efficient GPU and CPU-based LDPC decoders for long codewords

被引:15
|
作者
Gronroos, Stefan [1 ]
Nybom, Kristian [1 ]
Bjorkqvist, Jerker [1 ]
机构
[1] Abo Akad Univ, FIN-20520 Turku, Finland
关键词
DVB-T2; LDPC; SDR; CUDA; SSE; SIMD;
D O I
10.1007/s10470-012-9895-7
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The next generation DVB-T2, DVB-S2, and DVB-C2 standards for digital television broadcasting specify the use of low-density parity-check (LDPC) codes with codeword lengths of up to 64800 bits. The real-time decoding of these codes on general purpose computing hardware is useful for completely software defined receivers, as well as for testing and simulation purposes. Modern graphics processing units (GPUs) are capable of massively parallel computation, and can in some cases, given carefully designed algorithms, outperform general purpose CPUs (central processing units) by an order of magnitude or more. The main problem in decoding LDPC codes on GPU hardware is that LDPC decoding generates irregular memory accesses, which tend to carry heavy performance penalties (in terms of efficiency) on GPUs. Memory accesses can be efficiently parallelized by decoding several codewords in parallel, as well as by using appropriate data structures. In this article we present the algorithms and data structures used to make log-domain decoding of the long LDPC codes specified by the DVB-T2 standard-at the high data rates required for television broadcasting-possible on a modern GPU. Furthermore, we also describe a similar decoder implemented on a general purpose CPU, and show that high performance LDPC decoders are also possible on modern multi-core CPUs.
引用
收藏
页码:583 / 595
页数:13
相关论文
共 50 条
  • [21] Impact of Thermal Throttling on Long-Term Visual Inference in a CPU-Based Edge Device
    Benoit-Cattin, Theo
    Velasco-Montero, Delia
    Fernandez-Berni, Jorge
    ELECTRONICS, 2020, 9 (12) : 1 - 16
  • [22] Real-Time CPU-Based Virtual View Synthesis
    Dziembowski, Adrian
    Stankowski, Jakub
    2018 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS (ICSES 2018), 2018, : 78 - 82
  • [23] Interactive Dose Shaping - efficient strategies for CPU-based real-time treatment planning
    Ziegenhein, P.
    Kamerling, C. P.
    Oelfke, U.
    XVII INTERNATIONAL CONFERENCE ON THE USE OF COMPUTERS IN RADIATION THERAPY (ICCR 2013), 2014, 489
  • [24] VirtuaSchlieren: A hybrid GPU/CPU-based schlieren simulator for ideal and non-ideal compressible-fluid flows
    Gori, Giulio
    Guardone, Alberto
    APPLIED MATHEMATICS AND COMPUTATION, 2018, 319 : 647 - 661
  • [25] DEMO: CNN Performance Prediction on a CPU-based Edge Platform
    Velasco-Montero, D.
    Fernandez-Berni, J.
    Carmona-Galan, R.
    Rodriguez-Vazquez, A.
    ICDSC 2019: 13TH INTERNATIONAL CONFERENCE ON DISTRIBUTED SMART CAMERAS, 2019,
  • [26] Rotating Finned Radiator of CPU-Based on the Boundary Layer Theory
    Wang, Yazhu
    PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON INFORMATION ENGINEERING FOR MECHANICS AND MATERIALS, 2015, 21 : 1555 - 1557
  • [27] Heterogeneous computing system with GPU-based IDWT and CPU-based SPIHT and Reed-Solomon decoding for satellite image decompression
    Song, Changhe
    Li, Yunsong
    Huang, Bormin
    SATELLITE DATA COMPRESSION, COMMUNICATIONS, AND PROCESSING VII, 2011, 8157
  • [28] Efficient Shuffle Network Architecture and Application for WiMAX LDPC Decoders
    Lin, Jun
    Wang, Zhongfeng
    Li, Li
    Sha, Jin
    Gao, Minglun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (03) : 215 - 219
  • [29] A Survey of FPGA-Based LDPC Decoders
    Hailes, Peter
    Xu, Lei
    Maunder, Robert G.
    Al-Hashimi, Bashir M.
    Hanzo, Lajos
    IEEE COMMUNICATIONS SURVEYS AND TUTORIALS, 2016, 18 (02): : 1098 - 1122
  • [30] Energy-Efficient Gear-Shift LDPC Decoders
    Cushon, Kevin
    Hemati, Saied
    Mannor, Shie
    Gross, Warren J.
    PROCEEDINGS OF THE 2014 IEEE 25TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2014), 2014, : 219 - 223