Ultra-high current efficiency single-stage class-AB OTA with completely symmetric slew rate

被引：10

作者：

Zhao, Xiao ^{[1
]}

Wang, Yongqing ^{[1
]}

Jia, Dawei ^{[1
]}

Dong, Liyuan ^{[1
]}

机构：

[1] China Univ Geosci, Sch Geophys & Informat Technol, Beijing 100083, Peoples R China

来源：

AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS | 2018年 / 87卷

基金：

中国国家自然科学基金;

关键词：

Current efficiency; Class-AB; OTA; Symmetric slew rate; FOLDED CASCODE AMPLIFIER; TRANSCONDUCTANCE ENHANCEMENT; CMOS OTA;

D O I：

10.1016/j.aeue.2018.02.012

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An ultra-high current efficiency single-stage class-AB OTA with completely symmetric slew rate is presented. Based on adaptive biasing and nonlinear current mirror techniques employed in a proposed symmetric current recycling structure, the proposed OTA not only achieves the maximum output current proportional to Vin(8), but also has the symmetric positive and negative slew rates. Also, the proposed self-biasing output stage makes the slew rate unconstrained. Simulation results demonstrate that the slew rate of the proposed OTA is enhanced by 1500% over that of the conventional folded cascode counterpart with a little increased power, which is suitable for large capacitive load applications.

引用

页码：65 / 69

页数：5

共 50 条

[41] A 12-b, 30-MS/s, 2.95-mW Pipelined ADC Using Single-Stage Class-AB Amplifiers and Deterministic Background Calibration
Kim, Justin Kyung-Ryun
Murmann, Boris
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (09) : 2141 - 2151
[42] High Slew-Rate and Very-Low Output Resistance Class-AB Flipped Voltage Follower Cell for Low-Voltage Low-Power Analog Circuits
Caffey Jindal
Rishikesh Pandey
Wireless Personal Communications, 2022, 123 : 215 - 228
[43] High Slew-Rate and Very-Low Output Resistance Class-AB Flipped Voltage Follower Cell for Low-Voltage Low-Power Analog Circuits
Jindal, Caffey
Pandey, Rishikesh
WIRELESS PERSONAL COMMUNICATIONS, 2022, 123 (01) : 215 - 228
[44] A novel low voltage very low power CMOS class AB current output stage with ultra high output current drive capability
Safari, Leila
Azhari, Seyed Javad
MICROELECTRONICS JOURNAL, 2012, 43 (01) : 34 - 42
[45] A new single-stage single-switch isolated AC–DC PFC topology with high duty cycle and low current stress and high efficiency
Haci Bodur
Erdem Akboy
Huseyin Yesilyurt
Abdulkerim Gundogan
Ahmet Talha Dudak
Electrical Engineering, 2022, 104 : 3049 - 3059
[46] A new single-stage single-switch isolated AC-DC PFC topology with high duty cycle and low current stress and high efficiency
Bodur, Haci
Akboy, Erdem
Yesilyurt, Huseyin
Gundogan, Abdulkerim
Dudak, Ahmet Talha
ELECTRICAL ENGINEERING, 2022, 104 (05) : 3049 - 3059
[47] A Calibration-Free 96.6-dB-SNDR Non-Bootstrapped 1.8-V 7.9-mW Delta-Sigma Modulator with Class-AB Single-Stage Switched VMAs
Sutula, Stepan
Dei, Michele
Teres, Lluis
Serra-Graells, Francisco
2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 61 - 64
[48] 60 GHz Common-Gate Single-Stage Current Reuse Cascode LNA Topology for High-Data-Rate Applications
Rashmi, S. B.
Yellampalli, Siva S.
Shreedhar, H. K.
JOURNAL OF ELECTRONIC MATERIALS, 2021, 50 (04) : 1655 - 1667
[49] 60 GHz Common-Gate Single-Stage Current Reuse Cascode LNA Topology for High-Data-Rate Applications
S. B. Rashmi
Siva S. Yellampalli
H. K. Shreedhar
Journal of Electronic Materials, 2021, 50 : 1655 - 1667
[50] A novel single-stage dimmable electronic ballast with high efficiency and unity power factor using an integrated buck-boost current source resonant inverter
Lam, J.
Jain, Praveen K.
APEC 2007: TWENTY-SECOND ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 2, 2007, : 1309 - +

← 1 2 3 4 5 →