IMPROVEMENT OF POWER EFFICIENCY AND OUTPUT VOLTAGE RIPPLE OF EMBEDDED DC-DC CONVERTERS WITH THREE STEP DOWN RATIOS

被引:3
|
作者
Bhattacharyya, Kaushik [1 ]
Kumar, P. V. Ratna [1 ]
Mandal, Pradip [1 ]
机构
[1] IIT Kharagpur, Dept E&ECE, Kharagpur 721302, W Bengal, India
关键词
Current regulation; embedded DC-DC converter; improvement of power efficiency; low output voltage ripple; nonoverlapped rotational time interleaving (NRTI) switching scheme; shoot through current elimination; three step down outputs; CAPACITOR; CHIP;
D O I
10.1142/S0218126612500077
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper three embedded switched capacitor based DC-DC converters targeting Vdd/2, 2Vdd/3, and Vdd/3 output voltages have been designed with improved power efficiency and output voltage ripple. The performance of each of the converter is improved by nonoverlapped rotational time interleaving (NRTI) switching scheme. Current regulation scheme is included with each of the above NRTI switched capacitor converter to achieve better load and line regulation. The proposed converters are designed and simulated in a 0.18 mu m n-well CMOS process with the total flying capacitance of 330 pF and load capacitor of 50 pF. The capacitance values are kept within on-chip implementable range. The maximum power efficiency and the output voltage ripple of the integrated NRTI DC-DC converters targeted for Vdd/2, 2Vdd/3 and Vdd/3 output generation are 71.5% and 5 mV, 69.23% and 13.27 mV and 58.09% and 10.5 mV, respectively.
引用
收藏
页数:22
相关论文
共 50 条
  • [21] High Efficiency High-Step-up Single-ended DC-DC Converter with Small Output Voltage Ripple
    Kim, Do-Hyun
    Kim, Hyun-Woo
    Park, Joung-Hu
    Jeon, Hee-Jong
    JOURNAL OF POWER ELECTRONICS, 2015, 15 (06) : 1468 - 1479
  • [22] Output voltage regulation of a high-efficiency high step-up DC-DC power converter
    Malo, Shane
    Grino, Robert
    2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 854 - 859
  • [23] High input voltage step-down DC-DC converters for integration in a low voltage CMOS process
    Kursun, V
    Narendra, SG
    De, VK
    Friedman, EG
    ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2004, : 517 - 521
  • [24] A Novel Control Technique to Eliminate Output-Voltage-Ripple in Switched-Capacitor DC-DC Converters
    Salem, Loai G.
    Jain, Rinkle
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 825 - 828
  • [25] Design Methodology of the Output Power Stage of a Step-Down DC-DC Converter
    Bella, Angelo Lucio
    Giustolisi, Gianluca
    La Rosa, Manuela
    Sicurella, Giovanni
    PRIME 2022: 17TH INTERNATIONAL CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2022, : 181 - 184
  • [26] Embedded DC-DC voltage down converter for low-power VLSI chip
    Zhou, Qianneng
    Lai, Fengchang
    Yu, Mingyan
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 670 - +
  • [27] Output stages for integrated DC-DC converters and power ICs
    Ng, Wai Tung
    Trescases, Olivier
    Wei, Guowen
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 91 - +
  • [28] Study on Dynamic Performance of Step-down DC-DC Converters
    Wang Yuanbin
    RECENT TRENDS IN MATERIALS AND MECHANICAL ENGINEERING MATERIALS, MECHATRONICS AND AUTOMATION, PTS 1-3, 2011, 55-57 : 1863 - 1868
  • [29] Predicting load transient response of output voltage in DC-DC converters
    Gezgin, C
    APEC 2004: NINETEENTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1-3, 2004, : 1339 - 1344
  • [30] Dual-Current Pump Module for Transient Improvement of Step-Down DC-DC Converters
    Liu, Pang-Jung
    Lo, Yu-Kang
    Chiu, Huang-Jen
    Chen, Yi-Jan Emery
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2009, 24 (3-4) : 985 - 990