A novel source material engineered double gate tunnel field effect transistor for radio frequency integrated circuit applications

被引:12
|
作者
Dassi, Minaxi [1 ]
Madan, Jaya [2 ]
Pandey, Rahul [2 ]
Sharma, Rajnish [2 ]
机构
[1] Chitkara Univ, Sch Engn & Technol, Solan, Himachal Prades, India
[2] Chitkara Univ, Inst Engn & Technol, VLSI Ctr Excellence, Rajpura, Punjab, India
关键词
source material engineering; staggered type-II heterojunction; magnesium silicide; power gains; admittance parameters; linearity and distortion; tunnel field effect transistor; INTERFACE-TRAP CHARGES; PERFORMANCE; FET; TFET; MG2SI; OPTIMIZATION; SUBTHRESHOLD; DESIGN; IMPACT; GROWTH;
D O I
10.1088/1361-6641/abaa5b
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Tunnel field effect transistors (TFETs) have proved their potential for many possible electronic circuit applications. However, with the variety of TFET structures being worked upon it has been an unresolved challenge to optimize them for the applications to which they are best suited. In this paper we present a detailed comparative analysis of the linearity distortion and the radiofrequency (RF) performance parameters of a proposed heterojunction Mg2Si source double gate TFET (HMSDG-TFET) and a conventional homojunction Si source DG-TFET (SSDG-TFET). A source material engineering scheme is utilized to implement a staggered type 2 heterojunction at the source-channel junction by replacing the source material with Mg2Si (a low band gap material) to enhance the ON current (2.5 x 10(-4)A mu m(-1)), reduce the threshold voltage (0.26 V) and achieve a steeper subthreshold swing (10.05 mV decade(-1)). For linearity and distortion analysis, the figure of merit (FOM)-like higher-order transconductances, second- and third-order voltage intercepts, third-order intercept point, third-order intermodulation distortion, zero crossover point, 1 dB compression point, second-order harmonic distortion, third order harmonic distortion and total harmonic distortion have been examined. To portray the possible application of devices under consideration for RF integrated circuit applications, both structures are investigated for RF FOMs such as power gains,cutoff frequency (f(T)), maximum oscillation frequency (F-max) and admittance parameters. Investigations carried out using a Silvaco ATLAS device simulator tool revealed that with f(T)approximately three orders higher (0.49 THz) andF(max)approximately two orders higher (0.9 THz) than that of a SSDG-TFET, the HMSDG-TFET is an appropriate candidate for use in high-frequency, high-linearity, low-distortion and low-power analog/RF applications.
引用
收藏
页数:12
相关论文
共 50 条
  • [31] Study on the novel double-gate tunneling field-effect transistor with InAs source
    Dai, Yuehua
    Li, Ning
    Chen, Zhen
    Jin, Bo
    PROCEEDINGS OF THE 2015 4TH INTERNATIONAL CONFERENCE ON COMPUTER, MECHATRONICS, CONTROL AND ELECTRONIC ENGINEERING (ICCMCEE 2015), 2015, 37 : 1493 - 1500
  • [32] A high performance gate engineered charge plasma based tunnel field effect transistor
    Bashir, Faisal
    Loan, Sajad A.
    Rafat, M.
    Alamoud, Abdul Rehman M.
    Abbasi, Shuja A.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2015, 14 (02) : 477 - 485
  • [33] A high performance gate engineered charge plasma based tunnel field effect transistor
    Faisal Bashir
    Sajad A. Loan
    M. Rafat
    Abdul Rehman M. Alamoud
    Shuja A. Abbasi
    Journal of Computational Electronics, 2015, 14 : 477 - 485
  • [34] A Novel Double Gate Tunnel Field Effect Transistor with 9 mV/dec Average Subthreshold Slope
    Marjani, Saeid
    Hosseini, Seyed Ebrahim
    2014 22ND IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2014, : 399 - 402
  • [35] A Novel Comb-Gate-Overlap-Source Tunnel Field-Effect Transistor Based on the Electric Field Fringe Effect
    Sun, Jiale
    Zhang, Yuming
    Lu, Hongliang
    Lyu, Zhijun
    Lu, Bin
    Zhu, Yi
    Dai, Shige
    Pan, Yuche
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (03) : 877 - 882
  • [36] Characterization and modeling of dual material double gate tunnel field effect transistor using superposition approximation method
    Jossy, A. Maria
    Vigneswaran, T.
    Malarvizhi, S.
    Nagarajan, K. K.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2019, 31 (14):
  • [37] High performance tunnel field-effect transistor by gate and source engineering
    Huang, Ru
    Huang, Qianqian
    Chen, Shaowen
    Wu, Chunlei
    Wang, Jiaxin
    An, Xia
    Wang, Yangyuan
    NANOTECHNOLOGY, 2014, 25 (50)
  • [38] Double-gate-all-around tunnel field-effect transistor
    Zhang, Wen-Hao
    Li, Zun-Chao
    Guan, Yun-He
    Zhang, Ye-Fei
    CHINESE PHYSICS B, 2017, 26 (07)
  • [39] Double-gate-all-around tunnel field-effect transistor
    张文豪
    李尊朝
    关云鹤
    张也非
    Chinese Physics B, 2017, (07) : 453 - 457
  • [40] P-type double gate junctionless tunnel field effect transistor
    Akram, M. W.
    Ghosh, Bahniman
    Bal, Punyasloka
    Mondal, Partha
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (01)